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Abstract
The Air Traffic Management (ATM) system handles the communication between the air-
crafts and between aircraft and ground terminals in the controlled airspace. Existing ATM
system can support low data rate services and fewer communication links due to limited band-
width. To meet the spectrum demand of ever-increasing air traffic and enable a variety of
services to support different phases of flight, international civil aviation organization (ICAO)
proposed Future Communication Infrastructure (FCI) system. It consists of several communi-
cation data links between satellite stations, aircraft and ground terminals. Such FCI system
is also used for other Communications, Navigation, and Surveillance (CNS) applications. The
work presented in this report focuses on the air-to-ground and air-to-air communication links
which are the most important data links of the FCI system.
Recently, L−band (960-1164 MHz) has been identified for FCI and corresponding system
is also referred to as L−band (960-1164 MHz) Digital Aeronautical Communication System
(LDACS). The LDACS is based on opportunistic spectrum access based inlay approach over
multiple 1 MHz available frequency bands between incumbent distance measuring equipment
(DME) signals in L-band. The existing OFDM based LDACS has fixed transmission bandwidth
of 498 KHz due to the high out-of-band emission of OFDM and hence, cannot adapt the
transmission bandwidth as per the desired service and deployment. This leads to less than 50%
vacant spectrum utilization and limits the usefulness for other CNS applications.
Our first contribution deals with the proposal for new frame structure for LDACS which
supports wide range of the tunable bandwidth ranging from 186 KHz to 732 KHz. It is a
generalized version of existing protocol which supports only 498 KHz bandwidth. For the
proposed frame structure, we design reconfigurable filtered OFDM (Ref-OFDM) based LDACS
transceiver using a reconfigurable linear phase multi-band finite impulse response (FIR) filter.
It can adapt the bandwidth on-the-fly without the need of changing the filter coefficients and
can be easily extended to multi-band filter for simultaneous transmission in multiple bands. It
offers higher spectral efficiency due to lower OOB via filtering, lower interference to incumbent
users, support for scalable bandwidth via reconfigurable filter and coexistence of asynchronous
users making the proposed work an attractive solution for next-generation LDACS. The use of
filter however leads to increase in the complexity compared to OFDM and hence, the design of
area and power efficient reconfigurable filter is the challenging task and focus of ongoing work.
Future work will focus on the theoretical analysis of the Ref-OFDM and multi-user multi-band
deployment which has not been considered yet in the literature.
From architecture perspective, we plan to design and implement end-to-end LDACS transceiver
on system on chip (SoC). We propose to follow novel hardware-software co-design approach
to divide LDACS architecture for software (ARM processor) and programmable hardware
(FPGA/ASIC) implementation and analyze optimum configuration for a given area, delay,
OOB and power constraints. The first phase of the work involving design and implementation
of OFDM based LDACS transceiver has been completed for seven different configurations. The
final aim is to integrate LDACS transceiver with RF front-end (AD9361) for validation using
the real radio signals with channels specific to LDACS deployment environment.
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Chapter 1
Introduction
1.1 Background
The Air traffic management (ATM) system enables reliable communication between the air-
crafts in airspace, ground terminals as well as aircrafts and ground terminals. Existing ATM
systems are designed to support only low data rate services making them inefficient for upcom-
ing delay sensitive high data rate services with ever increasing air-traffic. Research projects
such as Next Generation Air Transportation System (NextGen) and Single European Sky ATM
Research (SESAR) are dedicated for modernization of the existing ATM system. They aim to
develop an efficient and reliable future communication infrastructure (FCI) which can offer var-
ious services ranging from data to multimedia [1–3]. It consists of several communication data
links between satellite stations, aircraft and ground terminals as shown in Fig. 1.1. Such FCI
system is also used for other communications, navigation, and surveillance (CNS) applications.
This work mainly focuses on the air-to-ground communication (A2GC) which is one of the
important data links of the FCI system.
The brief history of the evolution of the A2GC system is shown in Fig. 1.3. In 1940, the first
A2GC link was deployed using the analog modulation based communication system. To improve
the robustness and throughout, A2GC link was digitized in 1990’s and deployed in the 19 MHz
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Figure 1.1: Various communication links in the future communication infrastructure (FCI)
system.
VHF band (118-137 MHz). Hence, it is referred to as VHF Data Link (VDL) [2]. In the following
years the air traffic volume has increased dramatically, which implied that the aeronautical
communication systems operated in the VHF band suffered from severe congestion in some
regions of the world. With an increase in the air-traffic and the need to support futuristic delay
sensitive multimedia services which demand wider bandwidths, L-band (960-1164MHz) digital
aeronautical communication system (LDACS) has been recently proposed. Though L-band is
being used by other legacy systems such as distance measuring equipment (DME), joint tactical
information distribution system, radars etc., spectrum measurement studies show that major
portion of the L-band is underutilized as shown in Fig. 1.2. This lead to an inlay approach
based LDACS where transceivers can exploit frequency bands between adjacent legacy signals.
In 2009, LDACS specifications were finalized and the first prototype was demonstrated in
2014 [2–5]. Till today, there is an active research on the design of robust and low complex
LDACS transceivers.
Existing LDACS consists of two sub-systems: 1) LDACS1: Broadband multicarrier system
based on orthogonal frequency division multiplexing (OFDM). It is similar to IEEE 802.16 stan-
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Figure 1.2: L-band spectrum occupancy and incumbent users.
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Figure 1.3: Brief history about the evolution of A2GC system.
dard and employs inlay approach between incumbent distance measuring equipment (DME)
signals, and 2) LDACS2: Narrowband single carrier system based on time division duplex ap-
proach. It is similar to the global system for mobile communication (GSM) and uses Gaussian
minimum shift keying modulation scheme [6]. For the next-generation A2GC system, LDACS1
seems to be a better choice due to the capability to support high-speed delay-sensitive multi-
media services and compatibility with the cellular communication standards. Hence, the work
presented in this report will focus on LDACS1 and we will refer to it as LDACS hereafter.
1.2 Motivation
The existing OFDM based LDACS protocol [7–9] has lower computational complexity, good
peak-to-average-power ratio satisfactory performance in various channel conditions and com-
patibility with cellular systems [5,6,10]. However, the disadvantages such as additional control
11
signalling for time and frequency synchronization, spectrum inefficiency due to cyclic prefix
and high out-of-band emission limits the transmission bandwidth of LDACS to approximately
498 KHz for 1 MHz vacant spectrum as shown in Fig. 3.2. This leads to less than 50% va-
cant spectrum utilization and limits the usefulness for other CNS applications. Furthermore,
in multi-user network scenario where multiple aircrafts and ground terminals share L-band,
OFDM is not an efficient choice due to these disadvantages.
Figure 1.4: Brief history about the evolution of A2GC system.
Currently, to overcome the drawbacks of existing OFDM based LDACS, [11] presents FBMC
based LDACS transceiver. It offers superior performance over the existing one but from the
architecture perspective, the complexity of FBMC is very high as it uses subcarrier filtering.
In addition to that the receiver design of FBMC is challenging due to complex synchronization
and channel equalization techniques. Furthermore, FBMC architecture is significantly different
from that of OFDM which makes compatibility issues between existing and upcoming standards.
To solve the issues associated with FBMC based LDACS there is a need of the revised
LDACS protocol along with a new waveform which can adapt wider transmission bandwidth
12
as well as multiple narrowband transmissions to meet the spectrum requirements. The require-
ments of the new waveform are:
1. It should allow transceivers to adapt the transmission bandwidth over a wide range with-
out compromising on the interference constraints of the incumbent L-band users.
2. The implementation complexity of transmitter and receiver should be as low as possible.
3. It should be compatible with existing OFDM based LDACS transceivers. Ideally, transceivers
should be capable of dynamically switching between existing and new waveform on-the-fly.
To adapt any of the transmission bandwidth we need to design a new frame structure of the
revised LDACS protocol that supports multiple transmission bandwidths. The requirements of
the frame structure are :
1. It should be compatible with the existing LDACS frame structure for 498 KHz bandwidth
so that there is no need to redesign other transceiver parameters.
2. The sub-carrier spacing should be same as before as it depends on the LDACS deployment
environment and hence, can not be changed.
3. The number of symbols per frame should be fixed and independent of the transmission
bandwidth.
4. It is preferable to use identical synchronization and pilot symbol patterns as in existing
LDACS protocol.
1.3 Research Objectives and Contribution
To meet an ever increasing demand of the spectrum for communication between aircrafts and
ground terminals, OFDM based L-band (960-1164MHz) Digital Aeronautical Communication
13
System (LDACS) was proposed. The drawbacks linked with the existing OFDM based LDACS
transceivers leads to the need of new flexible and efficient LDACS protocol. To fulfil the above
mentioned requirements of this revised LDACS protocol, we have proposed a new L-band
digital aeronautical communication system (LDACS) using reconfigurable filtered OFDM (Ref-
OFDM). The proposed Ref-OFDM waveform has the similar architecture as existing OFDM
based LDACS fulfils the above mentioned requirements of the improved protocol.
The proposed protocol enables transceivers to dynamically adapt the transmission band-
width over a wide range to meet the desired quality of service and high out-of-band attenuation
leads to significant improvement in the vacant spectrum utilization. It is designed by replacing
the conventional filter in F-OFDM with the reconfigurable linear phase finite impulse response
filter. This filter is bandwidth reconfigurable which uses one filter to get all the desired band-
widths. This helps us to design a low complexity transmitter and receiver architecture.
Along with that, there is need to design and implement it on a platform like ZSoC which
gives flexibility of choosing the part to be implemented on processor (PS) or FPGA (PL) for
efficient and flexible prototyping of LDACS transceiver in real time. In this report the OFDM
based LDACS transceiver architecture is designed for implementation on ZSoC using hardware
software co-design workflow of MATLAB and Simulink. Various configurations of the architec-
ture are realized by dividing it into two sections, one for PL and other for PS. Such co-design
approach gives the flexibility to choose which part of the system to implement on PL and which
on PS to meet the given area, delay and power constraints.
The research objectives are the following:
1. To propose a revised Ref-OFDM based LDACS protocol with the new frame structure:
• It can accommodate different service needs with affordable computational complex-
ity by using the same filter reconfigured to meet various transmission bandwidth
14
constraints.
• It can adapt to different transmission bandwidths. It is a generalized version of
existing protocol which supports only 498 KHz bandwidth.
• It can adapt the bandwidth on-the-fly without the need of changing the filter coeffi-
cients and can be easily extended to multi-band filter for simultaneous transmission
in multiple bands.
• The computational complexity of Ref-OFDM is slightly higher than the OFDM
but lower than other waveforms makes it an attractive solution for next generation
LDACS.
2. To design and implement the various configurations of OFDM, F-OFDM and WOLA-
OFDM based transceiver efficiently on Xilinx Zynq SoC along with the RF front end
transmission:
• Various configurations of the architecture are realized by dividing it into two sections,
one for PL and other for PS.
• AD9361 integration with all these configuration models validates the LDACS-DME
coexistence in the real time scenario
• F-OFDM [12] offers better spectral containment but at the risk of exhausting the
resources and higher power consumption but the utilization of the FPGA slices and
LUTs for the PL is less than 27% and 35% respectively leaving enough resources for
higher LDACS layers.
The contributions of this report, which are published or under review as mentioned in
‘Publication’ section, are elaborated below:
• A low complexity reconfigurable fixed coefficient filter is proposed in [C1] to support
variable bandwidth (186-732 KHz) baseband bandpass responses. The proposed filter
is designed using a combination of coefficient decimation method (CDM) and Modified
15
CDM. In addition to that A new revised frame structure is proposed to support various
services that demand distinct bandwidths as the existing LDACS can support at the
most 498 KHz bandwidth due to the high out-of-band emission of OFDM and does not
allow multiple users to share the frequency band especially when transmitting over a
narrow bandwidth. we also extended the above reconfigurable filter for the case where
user simultaneously transmits in the multiple bands in [J1]. Numerically, Ref-OFDM
offers around 40 dB better out-of-band emission than OFDM which in turn leads to
a significant increase in the transmission bandwidth for a given BER and interference
constraints. Additionally, We theoretically analyze the bit-error-rate (BER) performance
of the Ref-OFDM in presence of the DME interference and LDACS wireless channels in
[J1].
• In [C2], the OFDM based LDACS transceiver is implemented on Xilinx ZSoC consisting
of programmable logic (PL) as Kintex FPGA and processing system (PS) as ARM Cor-
tex A9. We demonstrate the flexibility offered by hardware software codesign approach
to decide which part of the transceiver to implement on PL and which on PS to meet
the given area, delay and power constraints. Seven configuration variants (V1-V7) of
the architecture are realized by dividing it into two sections, one for PL and other for
PS. In each subsequent variant one block move to the PL. We have also extended the
OFDM for windowed and filtered versions of OFDM. In addition to that, we have applied
pipelining by introducing delays to reduce the propagation time and critical path delay.
As expected, F-OFDM offers better side lobe attenuation at the cost of high resource uti-
lization but in all the configurations it does not exhaust the resources available on FPGA.
1.4 Organization
The rest of the report is organized as follows. Chapter 2 presents the research challenges
in the LDACS-DME coexistence scenario. We review some of the most important work on
16
LDACS-DME coexistence systems and candidate waveforms. The literature review on the
design and implementation done on ZSoc is done in the latter part of chapter 2. In chapter 3, the
LDACS-DME coexistence scenario along with the proposed LDACS protocol and Ref-OFDM is
described. The reconfigurable filter design is also explained. The hardware implementation of
transceivers on ZSoC is described in chapter 4. Finally, Chapter 5 concludes the work presented
in this report and possible future directions are mentioned.
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Chapter 2
Literature Review
In this chapter, we will review the various works which analyze the performance of existing
LDACS and contribute to improving its feasibility, robustness, and complexity. In addition to
that the detailed literature review of the candidate waveforms followed by the ZSoC implemen-
tation is presented.
2.1 LDACS-DME coexistence
The LDACS system can be deployed in the L-band using two approaches: overlay and inlay
approach. In overlay approach, it is deployed in the vacant spectrum where no other legacy
system is present. This approach is easy and chosen for GSM like LDACS2 in 960-975 MHz
vacant band. On the other hand, overlay approach is not preferable for OFDM based LDACS
due to limited vacant spectrum in the L-band. Hence, LDACS is deployed using an inlay ap-
proach exploiting the multiple 1 MHz frequency bands between DME signals.
The specification of OFDM based LDACS physical layer is presented in [7–9]. In [7], LDACS
system performance has been analyzed for both inlay and overlay approach. Apart from the
transmitter, the design of the L-DACS1 receiver is introduced using methods for mitigating
interference from other L-band systems. The authors have applied additional methods such as
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pilot boosting and pilot erasure, leading to a system performance close to that achievable with
perfect channel knowledge. The results in [7] shows the compatibility of LDACS with the DME
signal in the critical inlay approach.
In [13], a new model has been proposed to evaluate and compare the performance of various
FCI links as per the Required Communication Performance (RCP) metric introduced by the
ICAO. Based on the analysis, they have also identified the desired characteristics for any data
link in order to meet RCP requirements. The theoretical results presented in [14] also confirm
the feasibility of the inlay approach in L-band. The authors also analyzed the effect of the
DME power and pulse rate on the BER of inlay approach based LDACS. Yhe simulation and
experimental results are not presented in the paper. Also, the analysis is limited to the DME
interference specific to European aerospace. The result obtained during compatibility mea-
surements of LDACS carried out at labs of the German Air navigation Service Provider, DFS
Deutsche Flugsicherung GmbH are presented in [15]. The authors have taken many possible
interference scenarios for the inlay deployment and done experiments on their measurement
setup. The experimental results presented show that LDACS co-existence with DME in the
most strict inlay deployment option is feasible and also claimed that with the additional DUTs
the compatibility should be proved also for other interference scenarios.
In [16,17], interference analysis is done via characterizing various incumbent users in L-band
in terms of their spectral characteristics, transmit power and the duty cycle. The simulation
results in [16] show slight degradation in the BER performance of LDACS for higher DME
power. To mitigate this, two algorithms have been proposed for detecting the DME inter-
ference in [17, 18]. In [17], the compensation of the impact of pulse blanking is proposed by
reconstructing and subtracting ICI. The required shape of the subcarrier spectra is derived from
the pulse blanking window. Supervised learning-based DME multipath mitigation technique,
its performance, and sensitivity analysis is presented in [18]. Authors have also proposed an
iterative receiver design for estimation of the transmitted data symbols and the channel coeffi-
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cients of each subcarrier. The simulation results shows the impact of pulse blanking is reduced
to an SNR loss resulting from erasing a certain fraction of the OFDM signal.
The works in [19, 20] validate the performance of LDACS in the presence of incumbent
L-band users on the hardware testbed at intermediate frequency level. These tests validate
the fixed point implementation of LDACS. Experiments in real radio environments are being
carried out to analyze the effect of non-linearities in the power amplifier and analog-front-end
on the performance of LDACS.
In [21], a novel sensing method for detecting the active LDACS transmissions via multiplier-
less correlation-based method has been proposed. Results show that the proposed approach
offers improved performance especially at low signal-to-noise ratio (SNR) and consumes much
lower power than other architectures.
On the receiver side, reconfigurable low complexity filter and filter bank architectures for
channelization and spectrum sensing applications have been proposed in [22, 23]. Such archi-
tectures are based on frequency response masking approach and they allow the LDACS receiver
to receive and/or sense single as well as multiple frequency bands simultaneously.
Most of the existing works deal with the improving the performance of the OFDM based
LDACS system. OFDM has high out-of-band emission which leads to less than 50% vacant
spectrum utilization. To design FCI system for various CNS application, it must offer large
transmission capacity, low latency and high elasticity, along with the capability to support a
wide variety of services. For this OFDM alone may not be sufficient and hence, transceivers
which can support multiple waveforms need to be developed. A brief review of the candidate
waveforms for an efficient transceivers is presented in the next section.
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2.2 Candidate Waveforms
At present, Orthogonal Frequency Division Multiplexing (OFDM) is a widely adopted solution
because of its robustness against multipath channels and Fast Fourier Transform (FFT) based
easy implementation. But the increased air traffic gives the challenges which OFDM can not
address in future. Here, we will give a brief review about the candidate waveforms which can
replace OFDM to further improve the transceiver system according to today’s requirements.
Various work has been done on the improvisation of these waveforms in terms of complexity,
PSD, BER etc.
The replacement of OFDM based LDACS transceivers using F-OFDM and FBMC respec-
tively are presented in [11, 24]. In [24], the broadband aeronautical communication with the
wareform designed based on L-DACS1 and FOFDM is proposed and evaluated. The filters are
elaborately designed to handle the requirements by taking into account the properties of the
aeronautical communication. NC-OFDM is also adopted in each subband to integrate the non-
continuous spectrum resources. The proposed system offers good spectrum efficiency with the
same BLER performance. In [11]. the FBMC waveform has been proposed as an alternative
to OFDM in LDACS. The FBMC offers higher vacant spectrum utilization than OFDM due
to sub-carrier filtering approach but the work in [11] assumes fixed transmission bandwidth.
In [25–27], Generalized Frequency Division Multiplexing (GFDM) and Universal Filtered
Multicarrier (UFMC) has been proposed to overcome the drawbacks of OFDM respectively. A
flexible multicarrier modulation scheme, named GFDM, has been proposed in [25, 26] for the
air interface of 5G networks. GFDM is based on the modulation of independent blocks, where
each block consist of a number of subcarriers and subsymbols. The subcarriers are filtered
with a prototype filter that is circularly shifted in time and frequency domain. [27] presents the
UFMC where a group of subcarrier is filtered to reduce the OOB emission. UFMC does not
require a CP and it is possible to design the filters to obtain a total block length equivalent
to the CP-OFDM. However, because there is no CP, UFMC is more sensitive to small time
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misalignment than CP-OFDM and F-OFDM.
The waveforms presented in [11,24,25,27], are efficient in their own terms but are not suit-
able for LDACS transceivers. The F-OFDM and FBMC based LDACS in [11,24] has the fixed
transmission bandwidth and can not adapt the dynamic transmission bandwidth on the fly.
Moreover, for each bandwidth both will require a different filter which increases the complexity
very high. In addition to that the architectures of FBMC [11] and GFDM [25] are significantly
different from that of OFDM, the single transceiver cannot support both waveforms unless they
are stacked in parallel. From the future perspective, it cannot be easily extended to multiple
antenna configurations which is now a default configuration offering high data rates and better
performance in deep fading. Time misalignment of UFMC discussed in [27] makes it inappro-
priate for A2GC.
To validate the performance in real time, the transceiver needs to be implemented on hard-
ware. The various works done using the new age ZSoC platform to implement the communi-
cation transceivers is presented in the next section.
2.3 Hardware Implementation
The increased demand of spectrum has led to introduction of various new standards and proto-
cols. For these systems, new reconfigurable transceivers are needed with the quality of spectrum
sensing to sense the vacant spectrum between adjacent DME signals. Such transceivers can
be implemented on Zynq system on chip (ZSoC). It is a heterogeneous system which provides
decision making capabilities and flexibility of choosing the part to be implemented on proces-
sor (PS) or FPGA (PL) for efficient and flexible prototyping of LDACS transceiver in real time.
In this section, we will review the numerous works done using Xilinx ZSoc platform that
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combines FPGA (PL) and ARM Cortex A9 (PS) processor. We will also review the work done
to analyze the performance of existing LDACS.
In [28],authors have implemented a cognitive radio framework called Iris on Zynq SoC. Iris
uses XML description to form a complete radio by linking the components together and run
them on PS and PL. Video transmission using OFDM has been performed to evaluate the
setup. Methods of profiling the software and accelerating critical functions are examined in the
PL. A Zynq capable version of GNU Radio is presented in [29]. They have also demonstrated
the feasibility and usability of FPGA based SDR integrated with GNU Radio in GReas. In [30],
Digital pre-distortion (DPD) required by 3G/4G base stations is implemented on Xilinx’s Zynq
All Programmable SoC. DPD is an advanced digital signal-processing technique that mitigates
the effects of power amplifier (PA) nonlinearity in wireless transmitters. The flexible design
flow of ZSoC facilitates the generation of effective DPD solutions for modern wideband and
multi-antenna transmitters. Using this design flow, a complete DPD feedback path on the Zynq
SoC achieves up to 7x speed-up from hardware acceleration.
The authors in [31] describe and analyze the Zynq7000 SoC from the perspective of an evolv-
able hardware. In FPGA-based evolvable hardware the evolutionary algorithm (EA) generates
candidate configurations that are used to configure chosen reconfigurable blocks of the FPGA.
Their experiments confirmed the superiority of the platform for evolvable hardware design in
context of area overhead, execution time, reconfiguration time and throughput. A Cognitive
Radio Accelerated with Software and Hardware (CRASH) is introduce in [32]. CRASH is a
versatile heterogeneous computing framework for the Xilinx Zynq SoC. They have implemented
spectrum sensing and the spectrum decision in three configurations : 1. both algorithms in
the FPGA, 2. both in software only, and the last is spectrum sensing on the FPGA and spec-
trum decision on the CPU. Their experiments show that CRASH can successfully segment two
cognitive radio algorithms, spectrum sensing and the spectrum decision, between the Zynq’s
FPGA fabric and ARM processors.
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Recently, few works dealing with the design and implementation of OFDM-based LDACS
transceiver has been proposed in [22,23,33–35]. A hardware architecture of a novel synchroniza-
tion method for LDACS in [33]. This method is designed to achieve synchronization accuracy
and to be much robust to large CFO than the SoA method. Their implementation results show
that the proposed synchronizer has a reduced hardware usage and very low dynamic power
consumption. In [35], the design of LDACS transceiver via partial reconfiguration approach of
the FPGA has been proposed. It offers significant improvement in power consumption of the
transceiver without compromising on the performance. Authors in [22, 23] introduces recon-
figurable low complexity filter and filter bank architectures for channelization and spectrum
sensing applications on the receiver side. These architectures are based on frequency response
masking approach and allow the LDACS receiver to receive and/or sense single as well as mul-
tiple frequency bands simultaneously.
For understanding of the research done previously, the literature review done above is sum-
marized in the next section.
2.4 Summary
The OFDM based LDACS coexists with the legacy DME signals by deploying it within the 1
MHz spectrum gap between two adjacent DME channels. The OFDM has several drawbacks
such as additional control signalling for synchronization, high out-of-band emission and use of
cyclic prefix leads to less than 50% vacant spectrum utilization. Various works to improve the
performance of the OFDM based LDACS system are reviewed in the first section of the chapter.
According to the literature review, still there is a need of transceivers which can support a wide
variety of services along with the large transmission bandwidth.
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A brief review about the candidate waveforms is given in the second section of the chap-
ter. In which we have reviewed the candidate waveforms such as F-OFDM [24], FBMC [11],
GFDM [25] and UFMC [27] which can replace OFDM to further improve the transceiver sys-
tem according to today’s requirements. The implementation complexity of FBMC, GFDM
and UFMC is very high. Additionally, the architectural difference of these waveforms with
the existing OFDM does not provide the backward compatibility. While the F-OFDM has the
backward compatibility but multiple filters for different transmission bandwidths increases the
computational complexity of the system. For the real time hardware implementation, the vari-
ous works done using the new age ZSoC platform to implement the communication transceivers
is presented in the later part of the chapter.
ZSoC is a heterogeneous system which provides decision making capabilities and flexibility
to choose the part to be implemented on processor (PS) or FPGA (PL) for efficient and flex-
ible prototyping of LDACS transceiver in real time. Few works dealing with the design and
hardware implementation of OFDM-based LDACS transceiver are presented in [22,23,33,35].
In the next chapter we will discuss about the proposed work in this report.
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Chapter 3
Proposed work : Revised LDACS
protocol for LDACS-DME coexistence
Various work done for improving the LDACS transceivers for an efficient and reliable LDACS-
DME coexistence are reviewed in the last chapter. The existing LDACS protocol has fixed
transmission band-width of 498 KHz due to the high out-of-band emission of OFDM and hence,
cannot adapt the transmission bandwidth as per the desired service. This leads to less than
50% vacant spectrum utilization and limits the usefulness for other CNS applications. We have
proposed a new revised protocol and reconfigurable waveform enabling LDACS transceivers to
dynamically adapt the transmission bandwidth over a wide range to meet the desired quality
of service. Also, high out-of-band attenuation allows wider transmission bandwidth as well as
multiple narrowband transmissions leading to significant improvement in the vacant spectrum
utilization.
The proposed LDACS protocol frame structure can adapt to different bandwidths (186-732
KHz). It is a generalized version of existing protocol which supports only 498 KHz band-
width. In addition to that, the proposed reconfigurable filtered OFDM (Ref-OFDM) uses a
reconfigurable linear phase multi-band finite impulse response (FIR) digital filter. It can adapt
the bandwidth on-the-fly without the need of changing the filter coefficients and can be easily
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extended to multi-band filter for simultaneous transmission in multiple bands. Here, we have
discussed the proposed Ref-OFDM based LDACS transceiver along with the revised protocol
in detail.
3.1 LDACS Deployment Environment
In this section, we discuss LDACS deployment environment which is useful for better under-
standing of the proposed work.
3.1.1 L-Band for A2GC
The spectrum occupancy of L-band is shown in Fig. 1.2. Various legacy or incumbent users in
L-band are DME signals (960-1215 MHz), radar-based multi-functional information distribution
system (MIDS), universal access transceiver (UAT) systems (978 MHz), secondary surveillance
radar (SSR) (1030 MHz) and airborne collision avoidance system (ACAS) (1090 MHz) [4].
The LDACS system can be deployed in the L band using two approaches: overlay and inlay
approach. In overlay approach, it is deployed in the vacant spectrum where no other legacy
system is present. This approach is easy and chosen for GSM like LDACS2 in 960-975 MHz
vacant band. On the other hand, overlay approach is not suitable for OFDM based LDACS due
to limited vacant spectrum in the L-band. Hence, an inlay approach is envisioned exploiting
the multiple 1 MHz frequency bands between DME signals.
The DME is a transponder-based navigation system used to measure the slant range dis-
tance [14]. It is composed of Gaussian shaped pulse pairs. The time and frequency domain
representations of the DME signal, shown in Fig. 3.1 (a) and (b) respectively, are represented
as [11,14].
S(t) = e
−αt2
2 + e
−α(t−∆t)2
2 (3.1)
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S(f) = A
√
8pi
α
e
−2pi2f2
α ejpif∆tcos(pif∆t) (3.2)
where, α is pulse width of 4.5 ∗ 10−11 s−2, ∆t represents the spacing of the pulses (=12 µs)
and A is constant depending on the power of DME signal.
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Figure 3.1: Legacy L-Band DME signal (a) Time domain response (b) Power spectral density.
Based on the existing spectrum allocation and occupancy measurements conducted worldwide,
the identified spectrum for LDACS deployment are: 1) Forward link: 985.5-1008.5 MHz and
2) Reverse link: 1048.5-1071.5 MHz. In the future, the frequency band from 1104 MHz-1150
MHz might also be available for LDACS. Due to stringent interference specifications of DME
signals, the design of reconfigurable transceiver for improving the spectrum utilization of exist-
ing LDACS is a challenging task and aim of the proposed work.
3.1.2 Wireless channels
For LDACS environment, three channels are modeled: Airport (APT), Terminal Maneuvering
Area (TMA), En-routing (ENR) as shown in the Fig. ??. They are modeled as wide sense
stationary uncorrelated scattering channels and characterized using three properties: fading,
delay paths, and Doppler frequency [36].
The A2GC link encounters APT channel during the arrival and departure phases of the
aircraft i.e. when the aircraft is on the ground and moving slowly. In this case, the line-of-sight
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Figure 3.2: Channel models for LDACS environment
(LOS) path is assumed to be blocked resulting in Rayleigh fading with -100 dB factor [36,37].
Due to low Doppler frequencies, the Doppler spectrum is Jakes distributed.
The TMA channel is modeled for the communication during the landing/take-off of the
aircraft. Since the aircraft is at a low height, strongly scattered paths are observed in addition
to LOS path. It experiences Rician fading with 10 dB Rician K factor which is the ratio of
LOS component power to the power of scattered paths. For the worst case scenario, when the
scatters from buildings are uniformly distributed, the Doppler spectrum follows Jakes distribu-
tion [36,37].
The ENR Channel is modeled for the communication during the flying mode. This channel
typically consists of a strong path as well as other reflected and delayed paths. Therefore, the
fading for this model is considered as Rician fading with the Rician k factor of 15 dB [36–38].
It is higher than the TMA channel due to strong LOS path. The Doppler power spectrum of
the reflected path follows a Gaussian distribution.
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The channel parameters are given in Table 3.1 [36–39]. Note that the Doppler frequency
is obtained as FD = Fc
v
c
. Here, the Fc is the carrier frequency and is at most 1215 MHz,
v is the velocity of the aircraft is m/s (1 Knots True Airspeed (KTAS)= 0.5144 m/s) and
c = 3 ∗ 108m/s.
Table 3.1: Channel Parameters
scenario Max
Delay
(µs)
Acceleration
((m/s2))
Harmonics Velocity
((KTAS))
Doppler Fre-
quency (Hz)
APT 3 5 8 200 (1215e6)200∗.5144
3e8
= 413
TMA 20 50 8 300 (1215e6)300∗.5144
3e8
= 624
ENR 15 50 25 600 (1215e6)600∗.5144
3e8
= 1250
3.2 Revised LDACS Protocol: Frame Structure
In this section, we present the frame structure of the revised LDACS protocol that supports
multiple transmission bandwidths.Based on an experimental study of channel conditions be-
tween aircraft and ground terminals at different phases of the flight, the sub-carrier bandwidth
is limited to 9.76 KHz and hence, the symbol duration is 120 µs [5, 7–9]. For these specifica-
tions and to support different bandwidths ranging from 100 KHz to 1 MHz, the FFT size in
the proposed protocol is fixed and increased to 128 compared to 64 in the existing protocol.
The proposed frame structure for the revised LDACS protocol depicting the data, pilot, and
synchronization symbol patterns and their locations for 732 KHz transmission bandwidth are
shown in Fig. 3.3.
The frame consists of 128 sub-carriers with the middle sub-carrier being the DC null sub-
carrier. The first two symbols of each sub-carrier are reserved for synchronization. The frame
consists of at the most 7 different pilot patterns which are critical for accurate channel esti-
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mation and equalization at the receiver. Similar to the existing protocol, we use fixed pilot
patterns, pattern 1 (P1) and pattern 7 (P7), at the third and last symbols, respectively. Since
the pilot symbols in P7 are separated by four sub-carriers on either side of the DC sub-carrier
and the frequency resolution between adjacent sub-carrier is 9.76 KHz, the bandwidth can be
incremented by 78 KHz only. Based on empirical observations, the bandwidth above 732 KHz
is not feasible due to high interference to the DME signal. Also, the bandwidth below 186
KHz may not be suitable for the multi-carrier waveform. Thus, the proposed frame structure
supports eight discrete bandwidths which are 732 KHz, 654 KHz, 576 KHz, 498 KHz, 420 KHz,
342 KHz, 264 KHz and 186 KHz. For these bandwidths, the number of symbols should be fixed
and multiple of the number of repeating pilot patterns, P2−P6. For instance, for 732 KHz-342
KHz, all five patterns (P2− P6) are used while for the 264 KHz and 186 KHz bandwidth, the
patterns used are P2−P5 and P2−P4, respectively. Hence, the number of symbols per frame
are fixed to 64 out of which 2 are synchronization symbols and 2 are pilot patterns, P1, and
P7. The number of null-sub-carriers on each side depends on the transmission bandwidth as
shown in Fig. 3.4.
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Figure 3.3: Proposed frame structure for the revised LDACS protocol depicting the data, pilot
and synchronization symbol patterns and locations for 732 KHz transmission bandwidth.
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Figure 3.4: Proposed frame structure for the revised LDACS protocol depicting the data, pilot
and synchronization symbol patterns and locations for the transmission bandwidth of (a) 498
KHz, and (b) 342 KHz (c) 264 KHz (d) 186KHz.
Note that the frame structure can be extended to other bandwidths by designing new
pilot patterns and ensuring sufficient number of pilots for accurate channel estimation and
equalization in LDACS deployment environment. Since the redesign of pilot patterns needs
modifications of LDACS transceiver specifications, subsequent analysis and time-consuming
experiments in the real radio environment, we leave it as part of future works.
3.3 Ref-OFDM waveform based transceiver architecture
In this section, we present the design of the proposed Ref- OFDM waveform based transceiver
for the revised LDACS protocol discussed in the previous section. The motivation behind
the proposed transceiver is to support various services that demand distinct bandwidths. For
example, consider the scenario in Fig. 3.5 (a) where the existing LDACS can support at the
most 498 KHz bandwidth due to the high out-of-band emission of OFDM. Similarly, it does not
allow multiple users to share the frequency band especially when transmitting over a narrow
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bandwidth as shown in Fig. 3.5 (b). The proposed waveform aims to overcome these drawbacks.
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DME Interference Threshold
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Figure 3.5: (a) Single user, and (b) Multi-user LDACS deployment scenarios for a given DME
interference threshold.
To begin with, we present detail design of the transmitter followed by the receiver.
3.3.1 Ref-OFDM Transmitter
The block diagram of the Ref-OFDM transmitter is shown in Fig. 3.6. As per the LDACS
specifications, it consists of randomizer block which randomizes the input data to be transmitted
by XORing with the LDACS randomizer stream. The data is then encoded via Reed Solomen
(RS) and Convolutional (CC) encoder with the coding rate as 0.9 and 0.5, respectively.
Modulator
Channel 
Encoder
LDACS1 
Randomizer
128-IFFT and 
CP Addition
I/P Analog 
Front-End
Subcarrier 
Mapping
Reconfigurable 
Multi-band filter 
h[n]
Figure 3.6: Block diagram of the REF-OFDM based LDACS transmitter.
A helical block interleaver is used to minimize the probability of burst errors. The output of
the interleaver is modulated by an appropriate modulation scheme such as QPSK, 16 QAM, and
64 QAM followed by the symbol to frame mapping for a given transmission bandwidth. After
conventional N point Inverse fast Fourier Transform (IFFT) and Cyclic Prefix (CP) addition,
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the discrete time domain signal corresponding to the kth sub-carrier can be given as,
x[n] =
1
K
K−1∑
k=0
Xke
j2pikn
K (3.3)
where, K is the IFFT size, n is the discrete time index and Xk is frequency domain response
of the transmitted signal at the kth subcarrier. It is given by
Xk =
K−1∑
n=0
x[n]e
−j2pikn
K (3.4)
The x[n] is then filtered using the proposed reconfigurable digital filter f [n]. Hence, the
proposed waveform is referred to as Ref-OFDM waveform. The output of the filter x′[n] is
appropriately up-sampled and transmitted over the channel via analog front-end and antenna.
The transmitted signal x′[n] is the convolution of x[n] and the filter f [n] and can be expressed
as,
x′[n] = f [n]~ x[n] (3.5)
Next, we present the design details of the reconfigurable filter.
3.3.2 Filter Design
For the revised LDACS specifications discussed in the previous Section, we need a filter which
can support eight different bandwidths. One way to design such filter is the Velcro approach
where eight distinct filters are stacked in parallel [40]. Such approach incurs huge area and
power complexity and still offers limited flexibility. In a programmable filter, filter coefficients
corresponding to different frequency responses are stored in the memory and retrieved when
required [41]. Though less complex than Velcro approach, reconfiguration time of the pro-
grammable filters is high and it can not take the advantage of the methods which significantly
reduce the complexity of fixed coefficient filter by replacing the computationally intensive co-
efficient multiplication operation with the simple shift and add operations. The proposed
reconfigurable fixed coefficient filter offers variable bandwidth baseband bandpass responses
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and is based on the coefficient decimation method (CDM) and its extensions [42, 43]. Next,
we will discuss the filter design approach and specifications for single band and multiple band
transmission.
3.3.2.1 Single Band Transmission
Here, we present the reconfigurable filter design for single band transmission. To begin with,
we discuss CDM using a suitable example. Consider the prototype baseband bandpass filter,
F (ejωc), where 2ωc is the bandwidth of the filter. The filter coefficients are obtained using Parks-
McClellan optimal FIR filter design method and the filter response for ωc = 0.12pi is shown in
the Fig. 3.7(a). Note that all frequency specifications in this sub-section are normalized with
respect to half the sampling frequency. The CDM can provide the frequency responses with
the bandwidth integral multiple of the origil bandwidth, 2ωc using fixed-coefficient prototype
filter. Let us consider this integer factor as D ∈ {1, 2, 3..}. In CDM with factor D, every Dth
coefficient of the prototype filter is kept unchanged and remaining coefficients are truncated to
zero [42]. This results in the multi-band frequency response, F cdm(ejωc), which is given as
F cdm(ejωc) =
1
D
D−1∑
i=0
F (ej(ωc−
2pii
D )) (3.6)
Next, every Dth coefficient of the filter is grouped together by removing the zero-valued
coefficients to obtain the baseband bandpass response with the bandwidth 2Dωc. For example,
the frequency responses obtained using the prototype filter in Fig. 3.7(a) and the CDM withD =
2 and D = 6 are shown in Fig. 3.7(b). Note that, the filter coefficients are fixed and independent
of D. However, the transition bandwidth and stop-band attenuation deteriorate by factor D.
One way to overcome this deterioration is to over-design the prototype filter with higher order.
An extension of CDM, referred to as modified CDM (MCDM) [43], offers decimated bandpass
response with large bandwidth using a smaller value of D than that required in the CDM. In
MCDM, all coefficients except every Dth coefficient of the prototype filter, F (ejωc) are discarded
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followed by sign reversal of every alternate retained coefficient [43]. The filter response is then
given by
Fmcdm(ejωc) =
1
D
D−1∑
i=0
F (ej(ωc−
pi(2i+1)
D
)) (3.7)
For instance, MCDM with factor D results in a baseband bandstop response and the corre-
sponding bandpass response, with bandwidth 1−Dωc, can be obtained by subtracting it from
an appropriately delayed version of the input signal. For example, the MCDM with D = 2,
offers the bandpass response with the bandwidth of 0.76pi as shown in Fig. 3.7(c). It has nar-
rower transition bandwidth and better stopband attenuation than the bandpass response with
bandwidth 0.72pi obtained using the CDM in Fig. 3.7(b).
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Figure 3.7: Reconfigurable filter design using CDM and MCDM. (a) Prototype baseband band-
pass filter with ωc = 0.12pi (b) Baseband bandpass filter responses with the bandwidth 0.24pi
and 0.72pi obtained using the CDM approach with D = 2 and D = 6, respectively, (c) Baseband
bandpass filter responses with the bandwidth 0.76pi obtained using the MCDM with D = 2.
The proposed filter is designed using a combination of CDM and MCDM. For easier under-
standing, we mention normalized bandwidths corresponding to actual transmission bandwidths
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in Table 3.2. The maximum input frequency is 1250 MHz (=128 * 9.76 KHz) which corresponds
to the sampling frequency of 2.5 MHz. For the desired values of bandwidths, we obtain the
bandwidth of the prototype filter as 0.24pi (i.e.,ωc = 0.12pi) and range of D as {2, 3, 4, 5, 6, 7}
via dynamic programming. For instance, the MCDM with D = 7 and prototype filter with
ωc = 0.12pi give bandpass response with bandwidth 0.32pi (i.e.,ωcd = 0.16pi).
Table 3.2: Reconfigurable Filter Design
Bandwidth
(KHz)
Desired cut-
off frequency
(ωcd)
Decimation
Factor (D)
Filter Method
186 0.16 7 MCDM
264 0.22 2 CDM
342 0.28 6 MCDM
420 0.34 3 CDM
498 0.40 5 MCDM
576 0.46 4 CDM
654 0.52 4 MCDM
732 0.58 5 CDM
Since the CDM and MCDM result in deterioration of the filter response, the prototype filter
needs to be over-designed such that the passband ripple, stopband attenuation and transition
bandwidth of the prototype filter are Dmax(= 7) times better than the respective desired
values of these parameters. Based on these parameters, order and coefficients of the prototype
filter are obtained. For example, for the desired stop-band attenuation, pass-band ripple and
transition bandwidth of 70 dB, 0.1 dB and 0.1pi, respectively, the prototype filter order is 240
and bandwidth is 0.24pi, i.e. ωc = 0.12pi. Please refer to Table I for mapping between the desired
bandwidth and corresponding D. The baseband bandpass responses for these bandwidths are
shown in Fig. 3.8.
3.3.2.2 Simultaneous Transmission in Multiple Bands
In this subsection, we extend the above reconfigurable filter for the case where user simultane-
ously transmits in the multiple bands as shown in Fig. 3.5 (b). This is possible only when filter
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Figure 3.8: Variable baseband bandpass frequency responses obtained using fixed-coefficient
baseband bandpass prototype filter with ωc = 0.12pi and, (a) CDM , and (b) MCDM approach.
provides multi-band frequency response with no image on the other side of the DC frequency.
Though CDM offers multi-band responses, the response is symmetrical with respect to the DC
frequency for real prototype filter. In case of complex prototype filter (i.e. the prototype filter
with complex-valued coefficients), the CDM cannot offer variable bandwidth responses for a
given center frequency. To obtain asymmetrical frequency response with variable bandwidth
and center frequency, we use conventional modulation based discrete Fourier Transform (DFT)
filter bank (DFTFB) approach [44].
In DFTFB, the prototype filter is realized in the polyphase form and the resultant filter
response is modulated using the DFT to obtain bandpass responses at the regular interval be-
tween -1 and 1 with no image on the other side of the DC frequency. For example, the DFTFB
of order 4 needs 4-point DFT and offers four bandpass responses at the center frequencies of -1,
-0.5, 0 and 0.5. Note that the bandwidth of all responses is same and equal to the bandwidth
of the prototype filter. To obtain the control over the bandwidth, we replace the prototype
filter of the DFTFB with the reconfigurable filter discussed in the previous sub-section. Thus,
the bandwidth of all the sub-bands is same and can be tuned to one of the eight supported
bandwidths on-the-fly. The control over the center frequency of the bandpass responses can be
obtained by choosing the appropriate order of the DFT. For example, the DFTFB of order K
offers K bandpass responses located uniformly between -1 and 1 at an interval of 2/K on the
normalized frequency scale.
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3.3.2.3 Filter Architecture
The architecture of a K-band reconfigurable filter is shown in Fig. 3.9. It consists of N th order
prototype filter with real and fixed valued coefficients as {h0, h1, ..hN}. It is implemented in the
polyphase form with K parallel branches. The sum of the output of all the polyphase branches
provides the baseband bandpass response. To obtain the multi-band response, the output of
the polyphase filter is given to the K-point DFT as shown in Fig. 3.9. To obtain the bandpass
response with variable bandwidth, each adder in the conventional FIR filter is replaced with
coefficient decimation (CD) block. The CD block either bypass the new coefficient, hC or
perform addition operation in case of CDM. In case of MCDM, CD block needs to perform
subtraction operation for alternate retained coefficients. The select signals are used to perform
the desired operation on each of the coefficients. The output logic unit is used to obtain the
bandpass response by subtracting the bandstop response obtained from the prototype filter and
MCDM from the appropriately delayed version of the input signal.
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Figure 3.9: Architecture of the proposed reconfigurable K-band filter.
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3.3.3 Ref-OFDM Receiver
After passing the transmitted signal through the channel, an AWGN noise (n˜0[n]) and inter-
ference is added to the signal. As per the LDACS specifications, two types of interference are
present, 1) DME interference, and (2) Gated Gaussian interference (GGI), which is a general
interference present in all communication systems with ultra-wide bandwidth. The receiver per-
forms all the functions similar to the transmitter in the reverse order as shown in the Fig. 3.10.
Zero 
Forcing 
Equalizer
Channel 
Estimation
Pulse 
blanking and 
128-FFT
DecodingDemodulation
Analog 
Front-End
Reconfigurable 
Multi-band filter 
h[n]
O/P
Figure 3.10: Block diagram of REF-OFDM based LDACS receiver.
For the analysis, we consider the dominating DME interference. After addition of the
interference the received signal r[n] is given by the discrete convolution of the transmitted
signal x′[n] with the LDACS channel impulse response h[n], corrupted by zero-mean additive
white Gaussian noise η[n] with variance σ2 and DME interference represented as the discrete
convolution of DME channel impulse response hd[n] with the DME signal s[n].
The channel for DME signal is given by hd[n] as it comes from the different node.
r[n] = h[n]~ x′[n] + hd[n]~ s[n] + n˜0[n] (3.8)
where, Both the channels h[n] and hd[n] assumes to have same statistics and can be represented
as
h[n] =
L∑
l=1
hlδ[n− l]] (3.9)
and,
hd[n] =
L∑
l=1
hdlδ[n− l]] (3.10)
where, L is the total number of channel taps. hl and hdl is the instantaneous value at the l
th
tap of the LDACS and DME channel impulse response respectively.
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The receiver performs all the functions similar to the transmitter in the reverse order. In
the beginning, the received digitized baseband signal is filtered using the same reconfigurable
filter f ′[n] as transmitter.
r[n] =f ′[n]~ h[n]~ f ′[n]~ x[n] + f ′[n]~ hd[n]~ s[n]
+ f ′[n]~ n˜0[n] (3.11)
The filtered signal is then passed through the synchronization block to estimate time and
frequency offsets. The coarse synchronization is based on correlation of synchronization symbols
at beginning of forward link frame and fine synchronization is based on correlation of cyclic
prefix of each OFDM symbol. Pulse Blanking technique used to remove the non-linearities
and interference. After FFT, channel coefficients and transfer function are estimated using
pilots followed by channel equalization via zero forcing approach. In the end, the symbols
are demodulated and decoded to obtain the transmitted data. The received signal Rk at k
th
subcarrier is as follows:
Rk = F
′
kHkF
′
kXk + F
′
kHdkSk + F
′
kN˜0k (3.12)
where, F ′k is the frequency domain response corresponding to the filter f
′[n] at the kth subcarrier.
Here, the length of the filter f ′[n],
⌈
(Lf+1)
D
⌉
will always be less than the total FFT points K.
Hence, firstly the filter length is zero padded by the remaining length of
(
K −
⌈
Lf+1)
D
⌉)
to
make the filter length equal to the FFT length. Then, We get F ′k by taking K point FFT of
the zero padded reconfigurable filter impulse response. The F ′k can be expressed as,
F ′k = T
H .
[
f [n],0
1×
(
K−
⌈
(Lf+1)
D
⌉)
]
(3.13)
Here, T represents the K point FFT matrix.
Let f [n] be the original set of coefficients. If we replace all the coefficients other than every
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Dth coefficient by zeros,
f ′[n] = f [n].b[n] (3.14)
where,
b[n] =
1 ∀ n = mD; m = 0, 1, 2...0 otherwise (3.15)
The function b[n] is periodic with period M , and hence the Fourier series expansion is given by
b[n] =
1
D
D−1∑
i=0
B(i)e
j2piin
D (3.16)
where B(i) are complex-valued Fourier series coefficients defined by,
B(i) =
D−1∑
n=0
b[n]e
−j2piin
D (3.17)
By substituting the equation (3.15) into (3.17) we will get,
B(i) =
1 ∀ k0 otherwise (3.18)
Hence, from equation (3.18) and (3.16), b[n] can be expressed as,
b[n] =
1
D
D−1∑
i=0
e
j2piin
D (3.19)
By putting this equation (3.19) into equation (3.14), we can easily compute f ′[n].
Next, we will analyze the BER performance of the Ref-OFDM based LDACS system given
by the equation (3.12).
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3.3.4 BER Analysis
The Signal to interference plus noise ratio is the ratio of signal power and the sum of interference
and noise power. For the received signal presented in (3.13), the SINR for kth subcarrier can
be given as equation (3.14).
SINR(k) =
Fk
′4 |Hk|2 P
Fk
′2PN˜0 + Fk
′2 |Hdk |2 PDME
(3.20)
where, F ′k is given by the equation (3.13). Here, we are considering rayleigh fading channel Hk
for the analysis. The pdf of |Hk|2 follows the exponential distribution which can be given as,
pλ(λ) =
1
λ¯
e
−λ
λ¯ (3.21)
where, λ¯ is the mean of the variable λ and is equal to variance of Hk. The DME channel |Hdk |2
also follows the same exponential distribution as it is assumed to have the same distribution as
the LDACS channel.
The term PDME indicates the DME interference power and can be expressed as,
PDME =
∫ f2
f1
|S(f)|2df (3.22)
Substituting (3.2) to (3.22) and putting cos(θ) = e
jθ+e−jθ
2
,
PDME =A
2
(
8pi
α
)∫ f2
f1
∣∣∣∣e−2pi2f2α ∣∣∣∣2 ∣∣ej2pif∆t∣∣2
×
∣∣∣∣ejpif∆t + e−jpif∆t2
∣∣∣∣2 df (3.23)
By the Euler formula, |ejθ|2 = 1 and assuming, C1 = 4pi2α and C2 = j2pi∆t
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PDME =A
2
(
8pi
α
)[
2
∫ f2
f1
e−C1f
2
df +
∫ f2
f1
e−C1f
2+C2fdf
+
∫ f2
f1
e−C1f
2−C2fdf
]
(3.24)
By further solving the equation we get,
PDME =A
2
(
8pi
α
)√
pi
C1
[{
(erf(
√
C1f2)− erf(
√
C1f1))
}
+
1
2
{
e
C22
4C1 (erf(
2C1f2 − C2
2
√
C1
)− erf(2C1f1 − C2
2
√
C1
)
}
+
1
2
{
e
C22
4C1 (erf(
2C1f2 + C2
2
√
C1
)− erf(2C1f1 + C2
2
√
C1
)
}]
(3.25)
Using (3.20), BER of the kth received symbol for M-QAM can be expressed as,
P λ1,λ2eMQAM (k)
∼= 4
log2M
(
1− 1√
M
)√M/2∑
i=1
Q(2i− 1)
×
√
3log2MFk
′4 |Hk|2 P
(M − 1) (Fk ′2PN˜0 + Fk ′2 |HDk |2 PDME) (3.26)
where erfc is an error function [45]. Therefore, the Bit error rate (BER) averaged across the
fading channel can be expressed as,
PeMQAM (k) =E[P
λ1,λ2
eMQAM
(k)] ∼=
∫ ∞
0
∫ ∞
0
P λ1,λ2eMQAM (k)
× pλ(λ)dλ pλd(λd)dλd (3.27)
The average BER across all the subcarriers can be calculated as,
PeMQAM =
1
K
K−1∑
k=0
PeMQAM (k) (3.28)
The analytical expression in equation (3.27) can be evaluated by numerical methods. It
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provides the complete analysis of the proposed Ref-OFDM based LDACS-DME coexistence in
terms of BER over the multi-path Rayleigh fading channel. Next, we present the simulation
results to analyze the performance of various LDACS.
3.4 Simulation Results
In this section, we present extensive simulation results to compare the performance of the pro-
posed LDACS protocol with the existing protocol and FBMC based LDACS in [11] in realistic
LDACS environment. Note that we consider the revised OFDM based LDACS which employs
time domain windowing at the transmitter to improve the out-of-band attenuation. In addition,
we also consider the LDACS protocol using GFDM waveform which has not been studied in
the literature yet. The results include the comparison of these variants with respect to their
out-of-band emission using the power spectral density (PSD) plots for various bandwidths, in-
terference at the adjacent DME signal for these bandwidths, BER in presence of DME and
GGI interference, and implementation complexity. The simulation parameters are chosen as
per the LDACS specifications and are given in Table 4.1.
Table 3.3: Simulation Parameters
Parameters Value
Total Bandwidth 1.25MHz
Transmitted Bandwidth Any of the supported bandwidths
Length of FFT 128
Used sub-carriers 18-74
Sub-carrier spacing 9.76KHz
Total Symbol duration 120µs
Modulation QPSK
Channel ENR, APT, TMA
CC encoder rate 0.5
RS encoder rate 0.9
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3.4.1 Single Band Transmission
To begin with, we consider single user transmitting in the frequency band between adjacent
DME signals. For illustration, we consider two bandwidths, 1) 732 KHz which incurs maximum
interference to the DME, and 2) 498 KHz which is maximum bandwidth allowed in existing
OFDM based LDACS. The corresponding PSD plots for ENR channel are shown in Fig. 3.11.
For clarity of the plots, we only show the main lobes of the DME signals. It can be observed
that the interference at the DME signal is quite high in case of OFDM and GFDM based
LDACS (For actual values, please refer to discussion related to Table 3.4 at the end of this
subsection). The proposed REF-OFDM and FBMC based LDACS can achieve the transmission
bandwidths of up to 732 KHz due to high out-of-band attenuation leading to 50% improvement
in spectrum utilization. The PSD plots corresponding to other two channels are not shown to
avoid repetitive plots. However, we have considered them for BER analysis.
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Figure 3.11: The PSD comparison of various waveforms for ENR channel and two different
transmission bandwidths, (a) 498KHz, and (b) 732KHz.
Next, we compare the BER of these waveforms for three different channel conditions in
presence of GGI interference only. We do not include BER plots for FBMC as they are over-
lapping with OFDM BER plots. We again consider 498 KHz and 732 KHz bandwidth and
corresponding plots are shown in Fig. 4.9. It can be observed that OFDM and Ref-OFDM
waveforms have almost similar BER and perform better than GFDM. As expected, the per-
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formance is better in case of ENR channel due to strong LOS path. The PSD and BER plots
show that the Ref-OFDM has better out-of-band attenuation than OFDM and GFDM without
compromising on the BER performance.
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Figure 3.12: The BER comparison of various waveforms for two different transmission band-
widths, (a) 498KHz, and (b) 732KHz and three different channels.
Next, we compare the BER of these waveforms in presence of DME interference for ENR
channel. Here, we consider the transmission bandwidth of 342 KHz and three center frequency
with a deviation of 0, 100 and 400 KHz from the baseband. As shown in Fig. 3.13, the
BER of the proposed Ref-OFDM is significantly better than existing LDACS for all the center
frequencies considered here. We also observed that the difference between the BER performance
of the Ref-OFDM and OFDM increases with the increase in the transmission bandwidth. The
BER of GFDM is worse than that of OFDM while the BER of the FBMC is nearly identical
to that of the Ref-OFDM. Similar behavior has also been observed for other channels. These
results are not included here for clarity of the plots.
Next, we study the interference at the DME signals due to LDACS transmission with the
transmission bandwidth of 732 KHz and 498 KHz. The interference (I) is calculated by the
sum of PSD (φ(f)) between two frequencies (f1 and f2) and can be represented by:
I =
∫ f2
f1
φ(f)df
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Figure 3.13: The BER comparison of Ref-OFDM and OFDM based LDACS in presence of
DME interference for ENR channel with 342 KHz transmission bandwidth and three different
center frequencies.
Here, we consider LDACS signal at different center frequencies located at an interval of 50
KHz with the DME signal located at the fixed center frequency. The corresponding interference
values are shown in Table 3.4 where refers to not applicable since corresponding center frequen-
cies are not allowed for the requested bandwidth due to overlap with the main lobe of the DME
signals. It can be observed that the proposed Ref-OFDM and FBMC based LDACS offer the
lowest interference to the incumbent DME signals. In most of the cases, the interference is
lower than 40 dB which is the desired threshold as per the LDACS requirement and approxi-
mately 35 dB better than existing LDACS. These results not only validates the superiority of
the proposed waveform but also indicates the feasibility of multi-band multi-user deployment
in case of Ref-OFDM and FBMC based LDACS.
Table 3.4: Interference at DME in DB Due to Various Waveforms for Transmission Bandwidths
of 498 KHz and 732 KHz
Bandwidth (BW) Waveform
Transmission Center frequency w.r.t the DME center frequency (r = 50 KHz)
BW
2
+ r BW
2
+ 2r BW
2
+ 3r BW
2
+ 4r BW
2
+ 5r
498 KHz
OFDM 7.1745 2.7038 0.9269 -0.1658 -0.8701
GFDM 5.9571 -3.1187 -7.3229 -8.7974 -9.3662
Ref-OFDM 0.3596 -38.7566 -40.7823 -42.1427 -43.1139
FBMC -2.0064 -37.8831 -39.8368 -40.9379 -41.6017
732 KHz
OFDM 6.4676 1.8911 - - -
GFDM 5.2885 -5.6320 - - -
Ref-OFDM -27.1217 -41.6051 - - -
FBMC -31.5356 -45.7056 - - -
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3.4.2 Multi-band Transmission
Here, we consider one user transmitting in two non-contiguous bands of 186 KHz bandwidth
with baseband center frequencies of -200 KHz and 200 KHz. It can be observed from the PSD
plots in Fig. 3.14a that the performance of OFDM and GFDM based LDACS have degraded
further compared to single band transmission. For instance, the interference at DME signal for
existing OFDM based LDACS is -4.7 dB compared to -5.5 dB in case single-band transmission
for a given center frequency. As expected, it is much higher than -41.5 dB interference at DME
due to the proposed Ref-OFDM based LDACS.
For this case, we compare the BER performance of existing and proposed LDACS for three
different channel conditions. As shown in Fig. 3.14b, the performance of the proposed LDACS
is significantly better than existing LDACS. Poor BER performance for narrow transmission
bandwidth of 186 KHz confirms the non-feasibility of existing LDACS for multi-band deploy-
ment.
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Figure 3.14: The performance comparison for 2-band transmission with bandwidth of 186 KHz
(a) PSD for ENR channel (b) BER comparison
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3.4.3 Multi-user Transmission
Next, we consider the scenario where two users share the frequency band where the transmis-
sion bandwidth of one user is 342 KHz and other user is 186 KHz. The center frequencies are
same as that of 2-band transmission considered before. The corresponding PSD plots shown
in Fig. 3.15a indicates very high interference to the DME signal from existing LDACS. For
instance, the DME interference due to existing LDACS is 4 dB compared to -40 dB due to
proposed LDACS.
For the above scenario, Fig. 3.15b shows the BER performance of 2-user case for all three
channel scenarios. It can be observed that the proposed LDACS is significantly better than
existing LDACS. These results also confirm the feasibility of multi-user transmission using
proposed LDACS.
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Figure 3.15: The performance comparison for 2-user transmission with bandwidth of 186 KHz
and 342 KHz (a) PSD for ENR channel (b) BER comparison
3.4.4 Complexity Comparison
In this subsection, the complexity comparison of various waveforms in terms of the number
of real multiplications for different numbers of sub-carriers is done. Here, we consider K-
band transmissions in non-continuous bands where K ∈ {2, 4}. For such transmissions, Ref-
50
OFDM uses a single reconfigurable filter capable of offering 16-band response. We also consider
OFDM with conventional filter design and referred to as filtered-OFDM (F-OFDM). As shown
in Fig. 3.16, as K increases, the complexity of F-OFDM increases while that of Ref-OFDM
remains the same. The complexity of GFDM and FBMC with polyphase filter implementation
for single band transmission is much higher than 16-band Ref-OFDM waveform. Also, the
complexity of Ref-OFDM waveform is close to that of OFDM for 128 sub-carrier case making
the proposed protocol and waveform a good alternative to next generation LDACS.
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Figure 3.16: computational complexity comparison of various waveforms
For an easy understanding, the proposed Ref-OFDM based LDACS transceiver discussed
above is summarized in the next section.
3.5 Summary
In this chapter, the need of new waveform for LDACS-DME coexistence scenario is explained
briefly. For better understanding of LDACS inlay deployment, the coexistence environment
is discussed first along with the brief description of considered real time wireless channels for
A2GC. For efficient coexistence, a revised LDACS protocol with a new frame structure is pro-
posed. It is compatible to the existing one. To dynamically adapt the various transmission
bandwidths (186-732 KHz) a Ref-OFDM waveform is proposed for the LDACS transceivers.
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The reconfigurable filter is designed using combination of CDM and MCDM approach. A single
prototype filter can serve all the transmission bandwidths by choosing an appropriate decima-
tion factor.
Simulation results show significant improvement over the BER and at least 32 dB lower
interference to incumbent L-band users than existing LDACS. Furthermore, proposed work
allows multi-band and multi-user transmission with adaptable bandwidth due to the proposed
reconfigurable filter. Such transmission is not feasible in existing LDACS due to significant
interference to incumbent L-band users. In addition, the computational complexity of Ref-
OFDM is lower than other waveforms except OFDM making the proposed work an attractive
solution for next-generation LDACS.
To validate the performance of the transceivers in real time, there is a need of the prototyping
of LDACS transceivers on hardware. The next chapter discusses the design and implementation
details of OFDM, WOLA-OFDM and F-OFDM on the Zynq System on Chip.
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Chapter 4
Prototyping of transceiver models on
ZSoC
The increased demand has led to introduction of various new standards and protocols for
LDACS transceivers as discussed in chapter 3. For such transceivers, heterogeneous Zynq Sys-
tem on Chip (ZSoC) platform, consisting of a processing system (PS) and a reconfigurable
programmable logic (PL) on a single chip, is the preferred platform over two distinct chip
based platforms [46].
In this chapter, we present the design and efficient implementation of the basic OFDM
based transceivers for implementation on ZSoC using hardware software co-design workflow of
MATLAB and Simulink along with the performance comparison of various waveforms. Such
co-design approach gives the flexibility to choose which part of the system to implement on
PL and which on PS to meet the given area, delay and power constraints. It also allows users
to modify both the software and hardware according to their requirement. Based on the part
implemented on PS and PL the design has seven configurations. The work presented here is
the extension of the thesis [47].
Currently, the various configuration variants of basic OFDM transceiver is designed and
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implemented on ZSoC. These variants are realized by dividing the architecture into two sec-
tions, one for PL and other for PS. The work is also extended for WOLA-OFDM and F-OFDM
transceivers. In this chapter first we will discuss the required Hardware-Software setup followed
by the transceiver architecture. The Implementation using Hardware - Software codesign ap-
proach on ZSoC is discussed in the latter part of the chapter. Finally the experimental results
are presented.
4.1 Hardware - Software Setup
In this section, the design details of ZSoC ZC706 hardware along with the software require-
ments to implement the transceiver design are given.
4.1.1 Hardware design details
The hardware required to validate the transceiver models, consists of Xilinx Zynq System on
Chip ZC706 evaluation board along. A JTAG cable and an ethernet cable is used to make the
connection between the host computer and the evaluation board.
4.1.1.1 Zynq System on Chip Architecture
Xilinx ZSoC is a single chip platform which comes with higher degrees of flexibility, scalability
and reconfigurability. The architecture of this is presented in Fig. 4.1. It provides the flexibility
to design low end and high end applications on a single platform along with the flexibility of
programming the processor system (PS) and programming logic (PL) separately according to
the exact needs of corresponding application [48]. ZSoc integrates the processor and FPGA
with input output peripherals therefore, leading to lesser on board components. Due to this,
it achieves better performance and leads to low power consumption compared to two chip
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Table 4.1: Specifications of Zynq Board
Device ZC706
FPGA Kintex-7
Registers 4,37,200
LUTs 2,18,600
DSP slices 900
BRAM blocks 545
Processor ARM Cortex 9
platforms. ZC706 evaluation board is used to do all the analysis in our work. It consists
of a dual core cortex A9 Advanced RISC Machines (ARM) as the software component (PS)
and a Xilinx 28nm Kintex 7-series FPGA as the hardware component (PL) [46]. Both PS
and PL communicate with each other via Advanced eXtensible Interface (AXI) protocol. The
specifications of the Zynq board are given in the Table. 4.1.
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General 
Purpose
AXI
Ports
I/O
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EMIO
High 
Performance
AXI slave
Ports
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Block RAM
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Codec
Figure 4.1: Spshot of Xilinx ZC706 evaluation board along with its important architectural
features [46].
Programming System in ZSoC consists of the input/output peripherals, Application pro-
cessor unit (APU), memory interfaces and interconnect. The APU has the dual core ARM
Cortex-A9. the PS has a dual ported 256 KB on-chip RAM. The on-chip memory is accessible
by both the CPU and the PL. Using on chip memory allows low latency access of data from
the CPU, thereby increasing the speed of operation. Along with that it has 1GB of dynamic
memory. dynamic memory controller allows 16 bit and 32 bit wide access to this 1 GB dynamic
memory. It also allows PS and PL to share this memory. It has four 64-bit AXI slave ports, out
of which two ports are dedicated to the PL, one to PS and one is shared by all the other AXI
masters. In ZSoC, PS always boots first and thus making the architecture fully autonomous
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to PL. Along with memory, PS also has also has a total 130 IO port out of which 54 ports
are used for multiplexed IO (MIO) which are shared by static/ flash memory interfaces and
peripherals. The remaining 76 ports are dedicated for double data rate (DDR).
Programming Logic is similar to conventional FPGA which consists of flip flops, adders,
look up tables, configurable logic blocks (CLBs) etc. There are 8 LUTs, 16 flip flops and two
4-bit cascadeable adders per CLB. Along with CLBs, PL also consists of digital signal pro-
cessing (DSP) blocks, 36 Kb Block RAM, PCI interface etc. ZC706 supports a wide range of
voltage from 1.2V to 3.3V. It also has on-chip temperature and power supply sensors. The
measurements are stored in dedicated registers and can be accessed using JTAG connection.
In ZSoC, PS and PL are independent of each other and perform the task separately. Thus
there is a need of proper communication standard or protocol for efficient implementation. For
that Xilinx adopted AXI interface for zynq architecture. This AXI interface is based on Ad-
vanced Micro-controller Bus Architecture (AMBA) and synchronizes the data transfer between
PS and PL. It has two parts : AXI master and AXI slave. The AXI master always initiates
the read/write operation and AXI slave responds to that request as shown in Fig.4.2. In ZSoC,
on 7 out of 9 ports PS acts as master and on the remaining 2 ports PL acts ass master. Three
modes are used to configure these ports : AXI lite, AXI stream and AXI memory mapped.
The experimental results analysis done in this paper uses AXI lite interface for low throughput
requirements between PS and PL on LDACS transceiver.
AXI Master AXI Slave
Read/Write
Write/Read 
Response
Figure 4.2: AXI master and slave link
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4.1.2 Software requirement
To meet the hardware setup, tools from Mathworks and Xilinx are used to design and simulate
the models. In this paper, the analysis is done using MATLAB 2016a and Vivado 2015.2.1.
Embedded coder and HDL coder are the specialized tools from Mathworks to target the im-
plementation on PS and PL respectively. In the next section, we will explain each block of the
transceiver models.
4.2 Transceiver Architecture
In this section, the implementation design of transceiver system using OFDM, F-OFDM and
WOLA-OFDM are described. The OFDM implementation of ZSoC has been discussed in
[49,50] and [47] and the proposed transceiver is an extension with modifications as per LDACS
specifications. The basic transmitter and receiver architecture remains same for all three wave-
forms. WOLA-OFDM and F-OFDM use some additional blocks to perform the functionality.
4.2.1 Stimulus Subsystem
The stimulus subsystem, reads the input bitstream to be transmitted from the MATLAB
workspace. The input bitstream is a biry stream having 864 bits. Out of the 864 bit, 24
bits are transmitted per OFDM frame. Thus overall 36 OFDM frames are transmitted. All
the processig is done on the 24 bits and repeates the operations after each new set of 24 bits.
Reading of new 24 bits set is done using free running counter which keeps a track of the number
of frames. The selector block then selects 24 bits from the incoming stream as the input to the
transmitter.
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4.2.2 Transmitter
Here, we will discuss about the detailed design architecture of OFDM, F-OFDM, WOLA-OFDM
based transmitter.
4.2.2.1 orthogonal Frequency Division Multiplexing
The OFDM based transmitter consists of blocks such as scrambler, convolutiol encoder, inter-
leaver, biry phase shift keying (BPSK) modulator, Inverse fast Fourier transform (IFFT) and
cyclic prefix adder. The scrambler does the bitwise XOR operation on the incoming input data
and a random scrambling sequence generated by linear feedback shift register (LFSR). The
same sequence is used to descramble the data at the receiver. This is follwed by convolutiol
encoder which uses the generator polynomial of g0 = 133 and g1 = 171. These correspond to a
rate 1/2 code with maximum free distance for K = 7. Output of convolution encoder is twice
in length of the input. The output of encoder goes to the input to interleaver. It performs two
step permutation on coded data and used to handle burst error. The interleaved data is then
converted to complex symbols using BPSK modulator. It has -1 and +1 constellation points.
After the modulation we get 48 symbols.The OFDM transceiver can also use other modulation
schemes such as QPSK, 16 QAM or 64 QAM but here we have used BPSK. These symbols
are then mapped to 64 point IFFT points as shown in Fig. 4.3. Here, 64 subcarriers are
used out of which 48 subcarriers are data subcarriers along with the 4 subcarriers containing
pilot symbols in each frame. In addition to that, Null subcarriers are added at the remaining
locations with single DC subcarriers in the middle.
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Figure 4.3: Symbols to Subcarrier Mapping
To avoid inter symbol interference, cyclic prefix of length 16 is added to the OFDM symbol.
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Preambles are added for synchronization purpose. The preamble consists of both short training
sequence (STS) and long training sequence(LTS). STS are used for timing acquisition, course
frequency acquisition and diversity selection and LTS are used for channel estimation and fine
frequency acquisition [7, 8]. For the length of 160 samples, LTS is repeated twice while STS is
repeated 10 times.
4.2.2.2 WOLA-OFDM
The WOLA-OFDM does Root Raised Cosine (RRC) pulse shaping to soften the edges of rect-
angular pulse used in OFDM. This pulse shaping is known as windowing. In WOLA-OFDM,
some part of the OFDM symbol is copied and applied at the start. The end of one symbol
overlaps with the adjacent OFDM symbol. This leads to very less side lobe attenuation and
allows wider transmission bandwidth when compared to OFDM. WOLA-OFDM transmitter
requires cyclic suffix addition and windowing block in addition to the OFDM architecture.
4.2.2.3 Filtered OFDM
The F-OFDM uses linear phase finite impulse response filter instead of time domain windowing
for further improvement in out-of-band attenuation. It enables higher transmission bandwidth
compared to bandwidth limitation to 498 KHz in OFDM based LDACS system. This also
allows transmission in non - contiguous bands and sharing of adjacent frequency band among
multiple asynchronous transceivers by using the sub-band filtering approach. In the proposed
F-OFDM transceiver, we have used linear phase bandpass filter [51, 52] of order 150 with a
normalized bandwidth of 0.86 and the transition bandwidth of 0.02. The use of filters increases
the complexity while compared to the OFDM and WOLA-OFDM.
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4.2.3 Receiver
The receiver receives a valid signal from the transmitter which enables the receiver function-
ality. The preamble detection detects the data frames using auto-correlation. Once the data
frame is detected, it is transferred to OFDM demodulation block. For cyclic prefix removal, the
starting 16 samples are discarded out of the 80 incoming samples. The remaining 64 samples
are given as input to the 64 point FFT block. These 64 subcarriers are then mapped to the
symbols. Out of 64 symbols, data symbols of lengh 48 are extracted by a selector. The output
data symbols goes to the BPSK demodulator to retrieve the interleaved bits. The deinterleaver
is used to deinterleave the bits using the pre-defined sequence. After that the bits are decoded
using Viterbi decoder with the same generator polynomial as convolutiol encoder in the trans-
mitter. The descrambler uses the corresponding descrambling sequence to retrieve the origil 24
bits. To validate the functiolity, the received data is stored in workspace and compared with
the transmitted data.
At the receiver end, WOLA-OFDM performs overlap and add operation in which two ad-
jacent OFDM symbols are overlapped with each other and then added to the next symbol to
retrieve the data. F-OFDM performs the filtering operation at the receiver. The filter has the
same specification as the transmitter.
4.3 Implementation transceivers on ZSoC
In this section, we will discuss Hardware - Software co-design workflow for the implementation
of transceiver and its design variants.
4.3.1 Hardware - Software co-design workflow
To design and simulate the transceiver models Hardware - Software Co-Design approach is be-
ing used. This is done using IP core generation in HDL workflow advisor as shown in Fig. 4.4.
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It is an important approach to implement any algorithm on ZSoC as it utilizes the heterogeneity
of PS and PL. This approach also gives the flexibility to choose which part of the system is best
suited to be implemented on PL and which on PS. PS makes easy and faster decision making
operations on the other hand PL reduces power consumption and increases speed. The steps
for hardware - software Co-Design approach are as follows:
Programming Logic IP Core
Processing 
System
A
X
I4
-L
it
e
AXI-4 Lite 
Accessible 
Registers
Algorithm 
from 
Matlab/
Simulink
External
 ports
Figure 4.4: IP core generation Approach
1. Designing a simulink model for transceivers and set the parameters like number of samples
per frame, sampling frequency, total FFT size, Active subcarriers and subcarrier spacing.
All the blocks present in the simulink library are not hardware synthesizable. So, while
designing the simulink model these blocks need to be avoided.
2. Differentiate the subsystem of the model which is going to implement on the PL believing
that all the other subsystems will target to implement on PS. PL works in sample mode
and PS works in frame mode, which requires an appropriate sample to frame and frame
to sample conversion at the boundary of PS-PL interface. Fig. 4.5 shows the design
have five functiol blocks 1, 2, 3, 4 and 5. Subsystem consisting of blocks 1, 2 and 3 are
implemented on PS and remaining blocks are implemented on PL. Note that, the output
to the host computer will come back through the PS.
3. Then, run the HDL Workflow Advisor to auto-generate an IP Core block for the transceiver
design. It automatically generates a Vivado block diagram to combine the DUT with all
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Figure 4.5: Hardware - Software Co-Design approach for algorithm implementation
the AXI interface components and creates an interface model to interact with the PL.
It then uses the command line to synthesize, implement and bitstream generation. This
bitstream is then used to program the PL.
4. Filly, by setting the generated interface model to run in exterl mode, simulink uses Em-
bedded coder to generate C code for all the processing blocks. Xilinx Vivado SDK then
converts this C code to ARM executable code. When we run the simulation it launches
the executable on PS via Ethernet.
4.3.2 Design Variants
The transceiver architecture implementation for all three waveforms has seven variant V1-
V7 depends upon the subsystem targeted to PS and PL. In the first variant V1, the entire
transceiver is implemented on the PS. We then move the components to the PL one-by-one in
the subsequent versions i.e V2-V7 as shown in Fig. 4.6. Here, we will discuss the variants in
detail.
The entire transceiver model is implemented on the PS, there is no PL component in vari-
ant V1. The simulink model consists of three subsystems, Stimulus, DUT PS and Monitor as
shown in Fig. 4.7 (a). The stimulus output is packed into a 32 bit signed integer. Out of these
32 bits, first 24 bits are data bits and remaining are valid bit, a reset bit and zero padding.
This integer is then passed to the next DUT PS block. The dut-ps has both the transmitter
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Figure 4.6: Block diagram of the LDACS transceiver using various waveforms with seven dif-
ferent versions indicating division between PS and PL
and the receiver operations to be implemented on the PS of the evaluation board. Firstly,
the 24 bits are extracted from the input integer then it enables the transceiver functionality
depending on the valid bit. Thus, the output of the DUT PS block contains 80 samples, each
of 16 bit fixed point data type along with the valid and the reset signal being. The sample time
for each of the block has been kept equal to the frame time (tpf) of 80ns. The run time has
been set to 43 ∗ tpf to accommodate the delays encountered. To implement the model on the
ZSoC, we follow the Program In Loop (PIL) verification method. In this method, a PIL block
is generated for DUT PS subsystem and then it is deployed to the hardware. Te generated PIL
model is run in the normal mode to load the processor of the target hardware.
In the V2 model, the preamble addition and preamble detection operations are implemented
in PL while rest of the transceiver functionality are targeted to be implemented on the PS. The
model contains five subsystems such as stimulus, DUT PS tx, DUT PL, DUT PS rx and mon-
itor. The DUT PS tx and DUT PS rx subsystems will be implemented on the PS while the
DUT PL will be targeted to PL. The output of the DUT PS tx subsystem combines the 16 bit
fixed point complex output of the OFDM modulator, valid and reset bits to 32 bit unsigned
integer in order to pass the data from PS to PL via AXI interface. 1 PS frame contains 80 such
samples, which are then converted to 80 PL sample using unbuffer. The DUT PL then extracts
the 16 bit complex OFDM sample from the input along with the valid and reset signal. The
PL then does the preamble addition and detection as explained previously. The output of the
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preamble detection is packed into a 32 bit unsigned integer. To generate a complete OFDM
frame, a buffer of size 80 is used. This complete frame is passed to DUT PS rx which per-
forms operations such as OFDM demodulation, BPSK demodulation, deinterleaving, Viterbi
decoding and descrambling on the input data. The blocks in DUT PL have sample time as 1µs
while the blocks in both PS subsystems have sample time as 80µs, equivalent to the frame time.
similarly, in version V3 - V7 one by one block is transferred to the PL subsystem subse-
quently. The top model architecture of version V2-V6 is shown in Fig. 4.7 (b). In V7, all
the components of the model are implemented on PL subsystem as shown in Fig. 4.7 (c). To
verify the model on ZSoC, FPGA In Loop (FIL) approach is used. The implementation is done
using HDL workflow advisor which generates a FIL block med after the top-level module and
places it in a new model. After this new model generation the HDL Workflow Advisor opens
a command window to generate bitstream. Then, the bitstream is loaded to the PL using the
FIL block. Then we run the simulation and verify the output of generated model with the
output of origil model. The data types of the data transferred between PS an PL in each model
version is shown in the Table. 4.2.
Table 4.2: Data Transfer between PS and PL
Model Variants Data Type Size of 1 element No. of elements
V1 Signed Fixed Point 16 bits 80
V2 Signed Fixed Point 16 bits 80
V3 Signed Fixed Point 16 bits 64
V4 Boolean 1 bit 48
V5 Boolean 1 bit 48
V6 Boolean 1 bit 48
V7 Boolean 1 bit 48
In addition to that, pipelining has been applied in all the seven variants to improve the
speed at which it can be clocked. It is done by first checking the max critical path delay loca-
tions and then inserting the delays at appropriate location to break the path.
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Figure 4.7: Top level architecture (a) Variant V1 (b) Variant V2-V6 (c) Variant V7
4.4 Experimental Results
In this section, we will compare the performance of OFDM, F-OFDM and WOLA-OFDM based
LDACS transceiver in terms of PSD, BER, area (resource utilization), power and Critical delay.
These results are taken by implementing it on ZC706 evaluation board hardware. The setup
requires a host PC, a ZC706 evaluation board and a JTAG and Ethernet cable along with
softwares mentioned in the previous sections. As discussed earlier, PL works in sample mode
and has fixed sample time of 1µs and PS works on frame mode consisting of 80 samples per
frame having corresponding frame time of 80µs.
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4.4.1 Power Spectral Density Comparison
Here, we will do the comparison of OFDM, WOLA-OFDM amd F-OFDM based LDACS
transceiver with respect to their out-of-band emission using the power spectral density (PSD).
In LDACS-DME coexistence, DME has total of 1 MHz bandwidth out of which only 498 KHz
is used by the existing LDACS system because of the intolerable out of band emission. Our
proposed Filtered OFDM waveform has much lower side lobe attenuation and can occupy larger
bandwidth which benefits to the air to ground communication. Here, we have performed the
demonstration for the transmission bandwidth of 800 KHz as shown in Fig. 4.8 and side
lobe attenuation of F-OFDM comes within the tolerable limit of DME. This concludes that
F-OFDM outperforms in LDACS-DME coexistence scenario and can be allocated for larger
bandwidth. For validating this waveform ber analysis is also presented in the next subsection.
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Figure 4.8: Power spectral density comparison of OFDM, WOLA-OFDM and F-OFDM.
4.4.2 Bit Error Rate Comparison
The ber performance comparison for OFDM, WOLA-OFDM amd F-OFDM transceiver in pres-
ence of DME signal is shown in Fig. 4.9. It can be observed that WOLA-OFDM has almost
similar ber as OFDM. In presence of DME interference, F-OFDM has better ber performance
than OFDM because of the less interference to the DME signal. This validates that F-OFDM
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based LDACS transceiver is a better choice than existing OFDM based LDACS transceiver .
0 5 10 15 20 25 30
SNR (dB)
10
-3
10
-2
10
-1
B
it
 E
r
r
o
r
 R
a
te
F-OFDM
OFDM
WOLA-OFDM
Figure 4.9: Bit Error Rate comparison of OFDM, WOLA-OFDM and F-OFDM in presence of
DME signal.
4.4.3 Resource Utilization and dynamic Power
In this subsection, we compare the hardware implementation results of the various configura-
tions for all three transceivers. The resource utilization on ZC706 evaluation board is shown in
Table 4.3. Here, we compare the number of flip flops, LUTs, memory LUTs, Registers, DSP48,
and Multiplexers. Flip flops and LUTs are the basic building blocks of the FPGA. Registers
are mainly used for pipelining. It reduces the critical path delay of the architecture as dis-
cussed previously. The critical path delay with our pipeling method is very less as compared
to the delay presented in [47,49]. The critical path delay value for OFDM, WOLA-OFDM and
F-OFDM is 9.75 ns, 10.25 ns, 14 ns respectively for all the seven design configurations. As
expected, F-OFDM has higher critical path delay because of the filtering operation.
DSP-48 are the hardware embedded units specialized to efficiently perform various opera-
tions like multiply-accumulator, multiply-adder, counters etc. Usually, FIR filter are realized
using these DSP48 elements. In the proposed architectures, we have also used DSP48 for
preamble block implementation. As shown in Table. 4.3, DSP48 utilization is around 30%
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higher in F-OFDM when compared to OFDM and WOLA-OFDM mainly due to filtering op-
eration. There is slight increase in DSP48 operation in all architectures from V2 to V3 due to
FFT/IFFT operations.
So, overall F-OFDM offers better spectral containment without compromising the BER
along with less than 50% of resource utilization. It is also observed that the FPGA resource
utilization will increase as we move block to PL from V1-V5, while the PS step time will de-
crease. However, in all the configurations, the utilization of the FPGA slices and LUTs for the
PL section is less than 27% and 35% respectively leaving enough resources for higher LDACS
layers.
4.5 Summary
In this chapter the detailed performance and complexity analysis of various candidate wave-
forms for LDACS on Zynq System on Chip (ZSoC) platform is presented. The evaluation
board ZC706 Zynq-7000 XC7Z045 of programmable logic (PL) such as FPGA and processing
system (PS) such as ARM is used for prototyping. The requirement of hardware and tools to
implement the models on ZSoc along with the thorough details on the OFDM, F-OFDM and
WOLA-OFDM transceiver architecture is discussed in the starting part of chapter. Apart from
this, Seven configuration of of the architecture are realized by dividing it into two sections, one
for PL and other for PS.
The Hardware - Software codesign approach is explained in detail which provides the flexi-
bility to choose which part of the transceiver to implement on programmable logic (PL) such
as FPGA and which on processing system (PS) such as ARM to meet the given area, delay
and power constraints. Detailed experimental results demonstrate the trade-off between these
waveforms with respect to parameters such as, area, delay and power requirements. The PSD
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Table 4.3: Data Transfer between PS and PL
Parameter Waveform V2 V3 V4 V5 V6 V7
Flip Flops
OFDM
23806
(5.45%)
31617
(7.23%)
32628
(7.48%)
32628
(7.48%)
37738
(8.63%)
38193
(8.74%)
WOLA-
OFDM
23712
(5.42%)
27298
(6.24%)
37926
(8.67%)
40119
(9.17%)
41119
(9.40)
42791
(9.79)
F-OFDM
33198
(7.59%)
40951
(9.37%)
41994
(9.61%)
42040
(9.62%)
44820
(10.25)
47825
(10.94)
DSP48 units
OFDM
554
(61.55%)
570
(63.33%)
570
(63.33%)
570
(63.33%)
570
(63.33%)
570
(63.33)
WOLA-
OFDM
554
(61.55%)
570
(63.33%)
570
(63.33%)
570
(63.33%)
570
(63.33%)
570
(63.33%)
F-OFDM
830
(92.22%)
866
(96.22%)
866
(96.22%)
866
(96.22%)
866
(96.22%)
866
(96.22%)
Memory LUT
OFDM
396
(0.56%)
865
(1.23%)
918
(1.30%)
922
(1.31%)
905
(1.29%)
894
(1.27%)
WOLA-
OFDM
474
(0.673%)
940
(1.34%)
972
(1.38%)
982
(26.09%)
839
(1.19%)
828 (1.17
%)
F-OFDM
394
(0.56%)
866
(1.23%)
869
(1.23)
871
(1.24%)
880
(1.25%)
893
(1.27%)
LUTs
OFDM
26141
(11.96%)
31687
(14.50%)
32555
(14.89%)
33509
(15.328%)
35509
(16.24)
36657
(16.77%)
WOLA-
OFDM
26221
(11.99%)
34816
(15.93%)
40439
(18.50%)
41114
(18.80%)
43432
(19.86
%)
44738
(20.46%)
F-OFDM
31983
(14.63%)
30703
(14.045%)
33321
(15.243%)
34782
(15.423%)
41619
(19.04%)
44371
(20.30%)
Multiplexers
OFDM 35 683 1144 1217 1882 1930
WOLA-
OFDM
35 1131 1597 1673 2386 2502
F-OFDM 35 683 1327 1401 1882 1930
No. of
Registers
OFDM 3098 3378 4479 4480 7655 7780
WOLA-
OFDM
3101 3449 4511 4512 7960 8087
F-OFDM 3262 3982 4363 4364 7933 8386
Dynamic Pow-
er (in Watts)
OFDM 2.078 1.998 1.997 1.996 1.995 0.617
WOLA-
OFDM
2.211 2.100 2.000 2.001 1.978 0.509
F-OFDM 2.361 2.357 2.353 2.349 2.286 0.898
and BER results in presence of DME interference shows that F-OFDM perform better than
OFDM and WOLA-OFDM.
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In future, we will deploy the LDACS specifications to all these configuration models. Ad-
ditionally, we will compare the performance of these models with different word lengths. In
addition to that, we will integrate the RF front end AD9361 transceiver to validate the perfor-
mance over the air transmission.
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Chapter 5
Conclusions and Future Works
In this chapter, a brief synopsis of the contributions as well as conclusions of the work presented
in this report is done. Some directions for future work in this research area are also identified.
5.1 Conclusions
The challenges in existing air to ground communication due to exponentially increasing air
traffic are addressed in this report. The work in this report mainly focuses on the design and
prototyping of Ref-OFDM based LDACS transceiver in simulation and hardware. A revised
frame structure is proposed for LDACS which is completely compatible with the existing frame
structure. The Ref-OFDM waveform uses a bandwidth reconfigurable filter design in which a
single prototype filter is used to accommodate all the possible transmission bandwidths. For
instance, the Ref-OFDM waveform can switch to OFDM waveform by skipping the filtering
operation for narrowband or single user transmission. The dynamic partial reconfiguration can
be exploited to switch between the single band and multiband transmissions. For instance, in
case of single band transmission, entire DFT block can be replaced with single adder block.
Furthermore, the size of the DFT can be changed on the- fly as per the desired center frequency
of the transmission. Such flexibility is not possible in case of OFDM, FBMC and GFDM based
LDACS. In addition, Ref-OFDM can be easily extended to a multi-antenna system, unlike
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FBMC based LDACS. Also, the Ref-OFDM have much better-localized frequency spectrum
than OFDM because of the filtering which makes it an attractive alternative to the OFDM
based LDACS.
The second part of the report focuses on the prototyping of seven design variants (V1-V7)
of LDACS transceivers to efficient and reliable implementation on ZSoC. These variants are
basically depends on the subsystem implemented on FPGA (PL) and processor (PS). In each
subsequent design variant, one block transferred to the FPGA. This is done using hardware -
software codesign approach in MATLAB simulink and Xilinx Vivado. It provides the flexibility
to choose the part which should be implemented on PL according to the area, power, delay con-
straints. The transceiver design architecture and its implementation is thoroughly explained
in chapter 4. Currently, the basic architecture of OFDM, F-OFDM and WOLA-OFDM are
designed, which will be further extended to the LDACS specifications. Experimental results
shows that F-OFDM performs better than OFDM and WOLA-OFDM in terms of spectral
containment and BER with the trade-off in resource utilization and power consumption.
5.2 Future Works
Currently, the proposed revised protocol of Ref-OFDM based LDACS transceivers have the
pilot pattern same as the previous frame structure which limits the possible bandwidths with
a certain amount of bandwidth gap. This limits the flexibility of the proposed protocol. The
work done till now is totally based on the simulation results which are not completely sufficient
to claim that the proposed waveform is the superior to all. Some possible future works to make
it more feasible for A2GC are discussed below.
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5.2.1 Exploit the revised frame structure along with the theoretical
analysis
To fulfil the requirement of same pilot patterns for having the compatibility with the existing
frame structure, the possible bandwidths needs to have 80 KHz gap. The filter design for this
uses the CDM and MCDM method but it does not appropriately use the advantages of the
MCDM method. When ωcd > 0.5pi then we use the MCDM method so that it can accommodate
the desired cut-off frequency using a smaller value of decimation factor. But the filter design
proposed in this report uses MCDM for the desired cut-off frequency ωcd < 0.5pi and ωcd > 0.5pi
both. For ωcd < 0.5pi, MCDM uses even higher value of decimation factor which ideally should
not happen. Further, we are going to design a new frame structure which can accommodate
any bandwidth. The filter will be designed in such a way that it can be used for all the possible
transmission bandwidths along with the efficient use of MCDM method. This will lead to a
lesser value of decimation factor for narrow bandwidths using CDM and for wider bandwidth
using MCDM.
We also plan to extend this analysis to complex scenarios where multiple LDACS users share
the band between incumbent DME signals. Such deployment is feasible only in the proposed
LDACS protocol due to tunable bandwidth and hence, novel approaches need to be explored
for the analysis. The work presented in this report support the claims via Monte-Carlo simu-
lation for the proposed candidate for Air to ground communication. In future, we will do the
theoretical analysis of the proposed Reconfigurable Filtered OFDM waveform based LDACS to
obtain closed-form expressions for its out-of-band emission and bit-error-rate performance in
the presence of incumbent DME signals.
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5.2.2 RF front end AD9361 integration with the prototypes on ZSoC
The designed models till now are implemented on ZSoC and evaluated in terms of resource uti-
lization, PSD. These models can not be used for over the air antenna transmission and reception
of the signal until an RF transceiver is not associated with them. The RF transceiver unit com-
bines the RF signal processing, converting, and digitization (and vice-versa) in one single device.
We will integrate the RF front end AD9361 transceivers with the designed transceiver
models. The AD9361 is a high performance RF agile transceiver designed for broad range of
transceiver applications. It combines a RF front end with a flexible mixed-signal baseband
section and integrated frequency synthesizer which simplifies the design by providing a config-
urable digital interface to a processor.
AD9361 transmitter and receiver models will be used from the “RF Blockset models for
Analog Devices RF Transceivers ”add on in the simulink library. The AD9361 transmitter and
receiver models are shown in Fig. 5.1 (a) and (b) respectively. The transmitter consists of
Digital up-conversion filters (DUC Filters TX)), Analog filters (Analog Filters TX) and RF
front end (RF TX). We can modify the settings of the digital up-conversion filters, the analog
filters and the digital to analog data converter by using the custom filter configurations. The
default configurations for filter are LTE 5 MHz, 10 MHz and 20 MHz. The digital up-conversion
filters converts the baseband signal to an intermediate frequency (IF) signal. The sample rate
of the input signal should be same as the sample rate of DUC. Digital filter introduces the
noise floor. The analog filters are used to shape this noise floor, and provide a continuous
time signal processed by the RF front end. The RF transmitter then up converts the baseband
signal around the Local Oscillator (LO) centre frequency using a quadrature modulator. This
LO centre frequency is defined in the top mask. Once the signal is transmitted over the air, it
is then received by AD9361 receiver.
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AD9361_Tx
(a)
AD9361_Rx
(b)
Figure 5.1: AD9361 Implementation architecture (a) Transmitter (b) Receiver
The RF receiver down-converts the signal centred on the same LO frequency to baseband
using a quadrature demodulator. The receiver has mainly three components as Low Noise
Amplifier (LNA), quadrature demodulator (Mixer) and Trans-impedance amplifier (TIA); the
chain is indicated as LMT. The gains of each components are tunable and controlled by the
AGC. The analog filters provide a continuous time signal to the ADC. The ADC models a
high-sampling rate third order delta-sigma modulator. The low-pass digital filters convert the
highly sampled signal at the output of the ADC to a lower baseband rate.
The integration will be same for all the variants. AD9361 has only three sampling rate as
mentioned above while our OFDM transceiver has the sampling rate of 1 MHz. To match its
sampling rate with the sampling rate of OFDM transceivers a custom filter needs to be designed.
The custom filter can be designed with the help of AD9361 Filter Wizard. The passband and
stopband frequency for this filter should be according to the input signal. The filter at the
receiver side will have the exact same specifications as the transmitter. The output of AD9361
receiver should match the power level of input to the AD9361 transmitter. The synchronization
can be handled by identifying the phase of the pilot symbols and shifting the signal accordingly.
The FMCOMM-AD9361 board is connected to the FPGA Mezzanine Card (FMC) slot on
the Xilinx FPGA board to complete the integration of AD9361 transceiver models with the
designed prototypes of OFDM transceivers.
In addition to this, there are some possible future works to make it more feasible for A2GC.
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The existing OFDM transceivers are designed for general 802.11 standard on ZSoC. We aim
to modify the designs as per the LDACS specifications for LDACS-DME coexistence scenario.
Currently, we have extended the OFDM transceiver designs to F-OFDM. The F-OFDM uses
single filter for all the desired bandwidths leads to the high complexity and power consumption.
To reduce the complexity and power consumption, we will design our proposed Ref-OFDM by
designing a reconfigurable filter model for all the possible bandwidths.
For an efficient utilization of vacant spectrum between two adjacent DME signals Ref-
OFDM based LDACS was proposed which enables the transmission in multiple narrowband
transmissions such as multi-user and multi-band systems. Till now, the designed models for
OFDM works only for single bandwidth transmission. We will focus to implement and design
the models for multi-user and multi-band transmission using reconfigurable filtered OFDM,
which will use one filter to serve all users along with all the bandwidths.
5.3 Summary
This section summarizes the conclusions and possible future works in the concerned area of re-
search. A new revised Ref-OFDM based LDACS protocol has been proposed which can adapt
to any desired transmission bandwidths. A reconfigurable filter is designed which uses a single
filter for all the possible bandwidths. For removing the fixed gap constraint within the possible
bandwidths, a new frame structure will be designed in future along with the new advanced
filter design. The performance comparison and analysis is done via MATLAB simulation. To
claim the better performance of Ref-OFDM based LDACS, we will do the theoretical analysis
to obtain closed-form expressions for Ref-OFDM LDACS. For real time hardware validation,
the transceiver prototype IEEE 802.11 standards is designed to be implemented on ZSoC. For
LDACS-DME coexistence validation, we will modify the designs for LDACS specifications along
with the reconfigurable filter design. Also for over the air antenna transmission, AD9361 RF
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transceiver will be integrated with the design models along with the multi-user and mulit-band
transmission for efficient spectrum utilization.
Overall, the work planned as part of this thesis involves the design, analysis, validation as
well as hardware implementation of the proposed LDACS protocol. I believe that this work
will lead to a good comprehensive thesis.
77
Bibliography
[1] M. Schnell, U. Epple, D. Shutin and N. Schneckenburger, “LDACS: future aeronautical
communications for air-traffic management,” in IEEE Communications Magazine, vol. 52,
no. 5, pp. 104-110, May 2014.
[2] SESAR Joint Undertaking, “NextGen – SESAR State of Harmonisation,” in Federal Avia-
tion Administration, June. 2016.
[3] STATFOR, the EUROCONTROL Statistics and Forecast Service, “Challenges of Growth,
Task 4: European Air Traffic in 2035,” EUROCONTROL, June. 2013.
[4] U. Epple and M. Schnell, “Overview of legacy systems in L-band and its influence on the
future aeronautical communication system LDACS1,” in IEEE Aerospace and Electronic
Systems Magazine, vol. 29, no. 2, pp. 31-37, Feb. 2014.
[5] M. Sajatovic, B. Haindl, M. Ehammer, Th. Gra¨upl, M. Schnell, U. Epple, and S. Brandes,
“L-DACS1 System Definition Proposal: Deliverable D2,” in Technical Report, Eurocontrol,
no. 1.0, Feb 2009.
[6] L-DACS2 project, “L-DACS2 System Definition Proposal,”D-2, Issue 1.0, May 2009.
[7] S. Brandes, U. Epple, S. Gligorevic, M. Schnell, B. Haindl and M. Sajatovic, “Physical layer
specification of the L-band Digital aeronautical Communications System (L-DACS1),” 2009
Integrated Communications, navigation and Surveillance Conference, Arlington, VA, 2009,
pp. 1-12.
78
[8] G. Snjeza, M. Schnell, and U. Epple. “The LDACS1 physical layer design,” INTECH Open
Access Publisher, 2011
[9] M. Sajatovic, B. Haindl, M. Ehammer, Th. Gra¨upl, M. Schnell, U. Epple, and S. Brandes,
“L-DACS1 System Definition Proposal: Deliverable D2,” in Technical Report, Eurocontrol,
no. 1.0, Feb 2009.
[10] X. Cheng, Y. He, B. Ge and C. He, “A Filtered OFDM Using FIR Filter Based on Window
Function Method,” 83rd IEEE Vehicular Technology Conference (VTC Spring), pp. 1-5,
Nanjing, China, May. 2016.
[11] H. Jamal; D. W. Matolak, “FBMC and LDACS Performance for Future Air to Ground
Communication Systems,” in IEEE Transactions on Vehicular Technology , vol. 66, no. 6,
pp. 5043-5055, June 2017.
[12] X. Cheng, Y. He, B. Ge and C. He, “A Filtered OFDM Using FIR Filter Based on Window
Function Method,” 83rd IEEE Vehicular Technology Conference (VTC Spring), pp. 1-5,
Nanjing, China, May. 2016.
[13] D. G. Depoorter and W. Kellerer, “Designing the Air-Ground Data Links for Future Air
Traffic Control Communications,” in IEEE Transactions on Aerospace and Electronic Sys-
tems.
[14] U. Epple, F. Hoffmann and M. Schnell, “Modeling DME interference impact on
LDACS1,” in 2012 Integrated Communications, navigation and Surveillance Conference,
Herndon, VA, 2012, pp. G7-1-G7-13.
[15] N. Schneckenburger, N. Franzen, S. Gligorevic and M. Schnell, “L-band compatibility of
LDACS1,” in 2011 IEEE/AIAA 30th Digital Avionics Systems Conference, Seattle, WA,
2011, pp. 4C3-1-4C3-11.
79
[16] U. Epple and M. Schnell, “Overview of interference situation and mitigation techniques for
LDACS1,” in 2011 IEEE/AIAA 30th Digital Avionics Systems Conference, Seattle, WA,
2011, pp. 4C5-1-4C5-12.
[17] S. Brandes, E. Ulrich, and M. Schnell. “Compensation of the impact of interference mit-
igation by pulse blanking in OFDM systems.” in 2009 IEEE Global Telecommunications
Conference, Honolulu, HI, 2009, pp. 1-6.
[18] E. Kim, “Improving DME Performance for APNT Using Alternative Pulse and Multipath
Mitigation,” in IEEE Transactions on Aerospace and Electronic Systems, vol. 53, no. 2,
pp. 877-887, April 2017.
[19] M. Schnell, N. Franzen and S. Gligorevic, “L-DACS1 laboratory demonstrator development
and compatibility measurement set-up,” 2010 IEEE/AIIA 29th Digital Avionics Systems
Conference, Salt Lake City, UT, pp. 3.E.3-1-3.E.3-11.
[20] N. Franzen, A. Arkhipov and M. Schnell, “L-DACS1 physical layer laboratory demonstra-
tor,” 2010 Integrated Communications, navigation, and Surveillance Conference Proceed-
ings, Herndon, VA, 2010, pp. A2-1-A2-11.
[21] S. Shreejith, M. Libin, A. P. Vinod and F. Suhaib, “Efficient spectrum sensing for aero-
nautical LDACS using low-power correlators”,in IEEE Transactions on Very Large Scale
Integrated Systems, vol. 26, no. 6, pp. 1183-1191, June 2018.
[22] A. Ambede, A. P. Vinod and A. S. Madhukumar, “Design of a low complexity channel filter
satisfying LDACS1 spectral mask specifications for air-to-ground communication, ” 2016
Integrated Communications navigation and Surveillance (ICNS), Herndon, VA, 2016, pp.
7E3-1-7E3-7.
[23] S. Dhabu, A. P. Vinod and A. S. Madhukumar, “Low complexity fast filter bank-based
channelization in L-DACS1 for aeronautical communications,” 2015 IEEE 13th interna-
tional New Circuits and Systems Conference (NEWCAS), Grenoble, 2015, pp. 1-4.
80
[24] L. Ma and C. Zhang, “5G wareforms design for aeronautical communications,” 2016
IEEE/AIAA 35th Digital Avionics Systems Conference (DASC), Sacramento, CA, 2016,
pp. 1-7.
[25] G. Fettweis, M. Krondorf and S. Bittner, “GFDM - Generalized Frequency Division Mul-
tiplexing,” 2009 IEEE 69th Vehicular Technology Conference, Barcelo, 2009, pp. 1-4.
[26] N. Michailow et al., “Generalized Frequency Division Multiplexing for 5th Generation
Cellular Networks,” in IEEE Transactions on Communications, vol. 62, no. 9, pp. 3045-
3061, Sept. 2014.
[27] V. Vakilian, T. Wild, F. Schaich, S. ten Brink and J. F. Frigon, “Universal-filtered multi-
carrier technique for wireless systems beyond LTE,” 2013 IEEE Globecom Workshops (GC
Wkshps), Atlanta, GA, 2013, pp. 223-228
[28] J. van de Belt, P. D. Sutton and L. E. Doyle, “Accelerating software radio: Iris on the
Zynq SoC, ” 2013 IFIP/IEEE 21st international Conference on Very Large Scale Integration
(VLSI-SoC), Istanbul, 2013, pp. 294-295.
[29] R. Marlow, C. Dobson and P. Athas, “An enhanced and embedded GNU radio flow,
” 2014 24th international Conference on Field Programmable Logic and Applications (FPL),
Munich, 2014, pp. 1-4.
[30] B. O¨zgu¨l, J. Langer, J. Noguera and K. Visses, “Software-programmable digital pre-
distortion on the Zynq SoC, ” 2013 IFIP/IEEE 21st international Conference on Very
Large Scale Integration (VLSI-SoC), Istanbul, 2013, pp. 288-289.
[31] R. Dobai and L. Sekani, “Towards evolvable systems based on the Xilinx Zynq platform,
” 2013 IEEE international Conference on Evolvable Systems (ICES), Singapore, 2013, pp.
89-95.
81
[32] J. Pendlum, M. Leeser and K. Chowdhury, “Reducing Processing Latency with a Hetero-
geneous FPGA-Processor Framework, ” 2014 IEEE 22nd Annual international Symposium
on Field-Programmable Custom Computing Machines, Boston, MA, 2014, pp. 17-20.
[33] T. H. Pham, V. A. Prasad and A. S. Madhukumar, “A Hardware-Efficient Synchronization
in L-DACS1 for aeronautical Communications, ”, in IEEE Transactions on Very Large
Scale Integration (VLSI) Systems, vol. 26, no. 5, pp. 924-932, May 2018.
[34] T. H. Pham, A. P. Vinod, and A. S. Madhukumar, “An efficient data aided synchronization
in L-DACS1 for aeronautical communications,” in Proc. ACM Int. Conf. Data Mining,
Commun. Inf. Technol. (DMCIT), pp. 1–5, Thailand, May 2017.
[35] S. Shreejith, A. Ambede, A. P. Vinod and S. A. Fahmy, “A power and time efficient radio
architecture for LDACS1 air-to-ground communication,” IEEE/AIAA 35th Digital Avionics
Systems Conference (DASC), pp. 1-6, Sacramento, USA, Sept. 2016.
[36] Eurocontrol, FAA, “Communications Operating Concept and Requirements for the Future
Radio System,”COCR V2.0.
[37] B-VHF project, “Expected B-AMC system performance,”D-5, May, 2006.
[38] B-VHF project, “Software Implementation of Broadband VHF channel models,”D-17,
May, 2006.
[39] A. Haider, “Comparison of proposals for the Future Aeronautical Communication System
LDACS, ” Master Thesis, ILMENAU University of Technology and Institute of Communi-
cation and Navigation German Aerospace Center, 2012.
[40] G. Stoyanov and M. Kawamata, “Variable Digital Filters,” in J. signal Processing, vol. 1,
no. 4, pp. 275–289, July 1997.
[41] T. Solla and O. Vainio, “Comparison of Programmable FIR Filter Architectures for Low
Power,” Proceedings of the 28th European Solid-State Circuits Conference, Florence, Italy,
2002, pp. 759-762.
82
[42] R. Mahesh, A. P. Vinod, “Coefficient decimation approach for realizing reconfigurable
finite impulse response filters,” in 2008 IEEE international Symposium on Circuits and
Systems, Seattle, WA, 2008, pp. 81-84.
[43] A. Ambede, S. Shreejith, A. P. Vinod and S. A. Fahmy, “Design and Realization of Vari-
able Digital Filters for Software Defined Radio Channelizers using Improved Coefficient
Decimation Method,” in IEEE Transactions on Circuits and Systems II: Express Briefs,,
vol. 63, no. 1, pp. 59-63, Jan. 2016.
[44] S. Garg and S. J. Darak, “FPGA Implementation of High Speed Reconfigurable Filter Bank
for Multi-standard Wireless Communication Receivers, ” in 20th international Symposium
on VLSI Design and Test, pp. 1-5, Guwahati, India, May 2016.
[45] J. Proakis and M. Salehi, Digital Communications, McGraw-Hill, 2008.
[46] “Zynq-7000 All Programmable SoC Overview”, Application Processor Unit, 2012.
[47] Sasha Garg, Candidate Waveforms for Wireless Communications: analysis via Hardware
Software Co-Design on Zynq SoC. M.Tech. Indraprastha Institute of Information Technol-
ogy, New Delhi.
[48] L.H. Crockett, R.A. Elliot, M.A. Enderwitz and R.W. Stewart, “The Zynq Book: Embed-
ded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc”,
in Strathclyde Academic Media, 2014.
[49] B. Drozdenko, M. Zimmermann, Tuan Dao, M. Leeser and K. Chowdhury, “High-level
hardware-software co-design of an 802.11a transceiver system using Zynq SoC,” 2016 IEEE
Conference on Computer Communications Workshops (INFOCOM WKSHPS), San Fran-
cisco, CA, 2016, pp. 682-683.
[50] B. Drozdenko, M. Zimmermann, T. Dao, K. Chowdhury and M. Leeser, “Hardware-
Software Codesign of Wireless Transceivers on Zynq Heterogeneous Systems,”in IEEE
Transactions on Emerging Topics in Computing.
83
[51] S. J. Darak, A. P. Vinod, E. M. K. Lai, J. Palicot and H. Zhang, “Linear-Phase VDF
Design With Ubridged Bandwidth Control Over the Nyquist Band,”in IEEE Transactions
on Circuits and Systems II: Express Briefs, vol. 61, no. 6, pp. 428-432, June 2014.
[52] S. J. Darak, A. P. Vinod, R. Mahesh and E. M. K. Lai, “A reconfigurable filter bank
for uniform and non-uniform channelization in multi-standard wireless communication re-
ceivers,” 2010 17th international Conference on Telecommunications, Doha, 2010, pp. 951-
956.
84
